



#### **GENERAL DESCRIPTION**

The SPL61A, an 8-bit CMOS single chip microprocessor, contains RAM, ROM, I/Os, interrupt/wakeup controller, 8-bit PWM audio output, UART and automatic display controller/driver for LCD. With a dual channel PWM driver, attractive sound effects can be generated easily. A built-in UART speeds up data transmission between two chips. Furthermore, a software controllable standby switch is also built-in to save power consumption. The great amount of ROM can be used to store both program and audio data. The speech duration is approximately 18 seconds at 7KHz sampling rate by using 4-bit ADPCM). The SPL61A is designed with state-of-the-art technology to fulfill the requirements of LCD applications especially hand-field products.

#### **FEATURES**

- Built-in 8-bit processor
  - 496 bytes SRAM
  - 80K bytes ROM
  - Max. operating speed: 3.0MHz @ 2.6V
  - CPU clock is software programmable, can be 1/2, 1/4, 1/8 or 1/16 of R-oscillator's clock frequency
  - Key wake-up
  - Provide 8 interrupt sources
- Asynchronous serial interface
  - Supports bit rates up to 115.2 Kbps
- Programmable LCD driver
  - Up to 40 segments, up to 16 commons,
     maximum 640 dots
  - 1/4 or 1/5 bias capability
  - 1/8, 1/12 or 1/6 duty
  - 80 bytes dedicated LCD RAM
  - LCD com/seg driving strength can be adjusted to compromise the display quality and current consumption
  - Built-in voltage doubler and voltage regulator to generate VLCD for LCD driver
  - 16-level VLCD adjustable (3.3V 4.8V)
- Power saving SLEEP mode
- Low voltage detector
  - 2.6V and 2.4V detection

## ■ Peripherals


- 8 I/Q pins (IOEF3 0, IOCD3 0)
- 4 MO pins shared with LCD segments

(mask option)

- Extra 21/O pins (IOEF5 4) when UART is not used (mask option)
- Extra 2 I/O pins (IOEF7 6) when LCD is in 1/8 or 1/12 duty (mask option)
- Built-in 32.768KHz oscillator circuit for real time clock function
- Built-in R-oscillator (only one resistor is needed)
- Internal time base generator
- Two 16-bit reloadable timer/counters
- 8-bit resolution, 2-channel PWM outputs (can drive speaker or buzzer directly)
- Watchdog Timer for reliable operation
- Wide operating voltage:
  - 2.4V 3.4V
  - 3.6V 5.5V
- Low-power consumption:
  - 1mA typical @ 3V, F<sub>CPU</sub> = 1.0MHz
  - <1μA typical standby current @ 3V</p>



## **BLOCK DIAGRAM**



Note:

- 1. IOAB3 0 can be enabled by mask option from Segment 39 36. Each I/O(segment) can be mask optioned individually.
- 2. TxD and RxD can be optioned to IOEF5 4 when UART is not used.



### **FUNCTION DESCRIPTION**

#### ■ ROM AREA

SPL61A is a large ROM based micro-controller with 640 dots LCD driver. The large ROM can be defined as program ROM, LCD fonts and audio data continuously without any limitation. To access the ROM area, users should first program the BANK SELECT Register (\$07) and then access the bank#1 or bank#2 by addressing the higher bank address, \$8000 - \$FFFF, to fetch data.

### ■ MAP OF MEMORY AND I/Os

*I/O PORT:	* MEMORY MAP
- PORT IOAB \$0002	\$00000
- PORT IOCD \$0003	H/W registers , I/Os
- PORT IOEF \$0004	\$0003F \$00040
- I/O AB_CTRL \$0001	\$000FF WORKING SRAM(192 bytes)
- I/O CD_CTRL \$0000	\$00100 SRAM for STACK and
- I/O EF CTRL \$0006	\$0022F Data Storage (304bytes)
*NMI SOURCE:	\$00300 LCD Buffer ( 80 bytes)
- INT1 ( from TIMER 1 )	\$00400 SUNPLUS TEST PROGRAM
*INT SOURCE:	\$00800 USER's PROGRAM
- INT0 ( from TIMER 0 )	DATA AREA ROM BANK
- INT1 (from TIMER 1)	\$07FFF
- 2 K Hz	\$08000 ROM BANK #1
- T2 Hz ( 2Hz / 1 Hz)	\$0FFFF \$10000
- T16 Hz ( 4Hz/8Hz/16Hz/32Hz )	·
- 128 Hz	UNUSED
- EXT INT ( from IOCD0 pin )	\$13FFF
- UART	\$14000 ROM BANK #2
	\$17FFF

Note: \$7FFA - \$7FFF in ROM bank#0, and \$FFFA - \$FFFF in bank#1 - 2 are reserved for reset vectors. \$7FF2 - \$7FF7 in bank#0, and \$FFF2 - \$FFF7 in bank#1 - 2 are reserved for testing.




### **■ OPERATING STATES**

The SPL61A supports three operating states: standby, halt, and operating. Following table shows the differences between the three operating states.

	Operating	Halt	Standby
CPU	ON	OFF	OFF
32768 oscillator	ON	ON	OFF OFF
LCD driver	ON	ON/OFF	OFF

In operating state, all modules (CPU, 32768 oscillator, timer/counter, LCD driver...) are activated. The halt/standby state is entered by writing to SLEEP register (\$09). There are four wake-up sources in SPL61A: port IOEF wake-up, TIMR0 wake-up, 4Hz/8Hz/16Hz/32Hz wake-up and 2Hz/1Hz wake-up. If any wake-up event occurs, execution of the next instruction continues in the operating state.

When in standby, all modules will be shut down, and RAM and 1/0s remain in their previous states. The current consumption is minimized in standby. By writing to SLEEP register but keeps 32768 oscillator running, the system is in halt state. In halt state, CPU clock is halted while it waits for an event (key press, timer overflow) to generate a wake-up. The 32768 related modules (timer/counter, LCD driver...) may remain active in the halt state. Following figure is a state diagram for the SPL61A.



State Diagram of SPL61A



### ■ SPEECH AND MELODY

Since SPL61A provides large ROM and wide range of CPU operating speed, it is the most appropriate IC for speech and melody synthesis. For speech synthesis, SPL61A provides several timer interrupts for precise sampling frequency. Users can record or synthesize the sound and digitize it into the ROM. The sound then can be played back in the sequence assigned by users' programs. Several algorithms are recommended for high fidelity and good compression of sound: such as PCM and ADPCM.

For melody synthesis, SPL61A provides the dual tone mode. Once in the dual tone mode, users only need to program the tone frequency of each channel by writing to timer/counter TM0 and TM1, and set the envelope of each channel. The hardware will toggle the tone wave automatically without users' care.

#### ■ LCD CONTROLLER/DRIVER

SPL61A contains total of 640 dots LCD controller and driver. Programmers can set the LCD configuration (bias, duty, voltage doubler) by writing to LCD control register (\$20). Once the LCD configuration is initialized, the desired pattern can be displayed by filling the LCD buffer with appropriate data. The LCD driver can also operate during sleep by keeping 32768 oscillator running. The LCD driver in SPL61A is designed to fit most LCD specifications. It can either be programmed as 1/4 or 1/5 bias and the duty is also programmable as 1/8, 1/12, or 1/16 duty.

#### ■ VOLTAGE DOUBLER/REGULATOR

SPL61A also contains a built-in voltage doubler and a voltage regulator. The voltage regulator provides a reference voltage (HVLCD) for voltage doubler to generate VLCD (by charge-pumping). Users can get desired VLCD by changing the output reference voltage (writing to \$23) of the voltage regulator. By enabling the voltage doubler and regulator, users can get a stable VLCD that will not be affected by VDD. The three possible configurations of voltage doubler and regulator are shown in the following table.

Regulator	Doubler	VLCD
OFF	OFF	VDD (not regulated)
OFF	ON	2*VDD (not regulated)
ON	OFF	N/A
ON	ON	3.3V - 4.8V adjustable

### **■ PWM OUTPUT**

Internally, SPL61A has one pair of PWM outputs with two sound channels. Each channel can be set to play speech or tone individually. SPL61A uses Pulse Width Modulation that could directly drive speaker or buzzer without any buffer or amplification circuit.



### ■ ASYNCHRONOUS SERIAL INTERFACE

SPL61A supports 1-channel UART for serial communications. It supports bit rates up to 115.2kbps. UART operation is controlled by UART command registers \$29 and \$2A. Configurations such as Tx/Rx interrupt, parity check, parity even/odd and clock source can be set in command registers. Two interrupts are generated by Rx and Tx. The Rx or Tx interrupt asserts when a byte is received or transmitted. By reading the status register \$2A, users can tell whether the interrupt is generated by Rx or Tx. Framing, overrun and parity errors are detected as each byte is received. All error status can be read from status register \$2A.

The UART supports clock auto calibration. If this clocking scheme is selected, standard baud rates from 1.2kbps to 115.2kbps are available. The baud rate is selected by writing to baud rate control registers \$2E and \$2F. The supported standard baud rates and their minimum R-oscillator clock frequency required are shown in the following table.

		/ / \	<u> </u>	
Baud Rate(bps)			Min. Frosc(Hz)	
1200			24000	
2400			48000	
4800			96000	
9600			192000	
19200			384000	
38400			768000	
51200			1024000	
57600			1152000	
102400	7/		2048000	
115200	3)		2304000	


If the auto calibration clocking scheme is not selected, users can get desired baud rates by writing appropriate values to prescaler registers, \$2C and \$2D. Non-standard baud rates can be obtained this way. When using non-calibration mode, one should aware that the frequency of R-oscillator may alter due to manufacturing process variations, supply voltage, operating temperature and tolerance of external R components used.

### ■ LOW VOLTAGE DETECTION

The SPL61A provides a 2.6V/2.4V voltage detector to detect a low voltage event. Users can turn on 2.6V detection and read bit of port \$24 periodically to monitor if VDD is lower than 2.6V. In addition, if 2.4V detection is turned on and VDD drops below 2.4V, after a SLEEP command is issued, system will shut down all activities(LCD bias, LCD display, 32768 oscillator) and enters standby to reduce current consumption. This low voltage power down can be awakened by a PEF0 key change or RESET. Users can use this feature to implement low battery check/battery change function.

Rev.: 1.0





## ■ WATCH DOG TIMER(WDT)

An on chip watchdog timer is available on SPL61A. The WDT is designed for recovering from system abnormal operation. If the system is hanged, WDT will generate a system reset to restart system after 1 second. If WDT is enabled, the WDT should be cleared every 0.5 seconds to avoid accidental reset. The WDT can be cleared by writing to \$0F. Note that the WDT only works when 32768Hz clock is available.

#### **MASK OPTIONS**

#### ■ 32768 OSCILLATOR

- X'TAL
- R-oscillator

#### ■ WATCHDOG TIMER

- Enable
- -Disable

### **■ TxD/RxD SELECT**

- TxD as UART transmit output, RxD as UART receive input
- TxD as I/O port EF4, RxD as I/O port EF5

# ■ PORT EF BIT7 - 0 WITH 600KΩ PULL-LOW

Each bit can be optioned to Enable/Disable individually.

## ■I/O AND LCD DRIVER

- COM15 -14 can be optioned to IOEF7 6 when LCD mode is 1/8 duty or 1/12 duty.
- SEG39 36 can be optioned to IOAB3 0 individually.



## **PIN DESCRIPTION**

Mnemonic	PIN No.	Туре	Description
SEG39 - 37	79-81	0	LCD driver segment output. SEG39 - 36 can be optioned to
SEG36	1		IOAB3 - 0. Port AB is a bi-directional I/O port.
SEG35 - 0	7-42		4
COM15 - 14	67-68	0	LCD driver common output. COM15 - 14 can be optioned to
COM13 - 0	56-43		IOEF7 - 6. Port EF is a bi-directional I/O port.
IOEF3 - 0	71-74	I/O	Port EF is a bi-directional I/O port, can be software programmed as wake up I/O.
IOCD3 - 0	75-78	I/O	Port CD is a bi-directional I/O port.
RxD	69	I	UART input. Can be optioned to IOEF5
TxD	70	0	UART output. Can be optioned to JQEF4
ROSC	66	I	ROSC input, connect to VDD through a resistor
RESET	60	I	System reset input, low active
AUDP	2	0	PWM audio output
AUDN	4		
X32I	63	I	32.768KHz crystal input or connect to VDD through a resistor (option)
X32O	62	0	32.768KHz crystal output
TEST	61	I	Test input
VLCD	64	Р	LCD voltage Connect to VSS through a capacitor if voltage doubler is enabled
HVLCD	59	P _	LCD voltage generation. Connect to VSS through a capacitor if voltage regulator is enabled.
CUP1 ,CUP2	58, 57	Р	LCD voltage generation. Charge pump capacitor interconnection
VDD	65 ^		pins  Dever cumply veltage input
VDD	65	P	Power supply voltage input
VSS	6		Ground reference
AVDD	3	<u></u> →P	Analog power
AVSS /	5	<b>&gt;</b> Р	Analog ground reference

Rev.: 1.0



## **ABSOLUTE MAXIMUM RATINGS**

Characteristics	Symbol	Ratings
DC Supply Voltage	V+	< 7V
Input Voltage Range	V <sub>IN</sub>	-0.5V to V+ + 0.5V
Operating Temperature	TA	0°C to +60°C
Storage Temperature	Тѕто	-50°C-to +150°C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

### **ELECTRICAL CHARACTERISTICS**

LLLCTRICAL CHARACTERISTICS						)
Characteristics Symbol		Limit		Unit	Test Condition	
		Min.	Тур.	Max.		$\Diamond$
	.,	2.4	-	3,4	$\sqrt{\chi}$	For 2-battery
Operating Voltage	V <sub>DD</sub>	3.6	-	5.5	v\\	For 3-batter
Operating Current	Іор	-	1.0	-((	mA	Fсри = 1.0MHz @ 3.0V, no load
Standby Current	ISTBY	-	1.0	2.0	u.A.	VDD = 3.0V, 32768Hz OFF
Andia Ontont Organis		-	-20	//-	mA	$VDD = 3V, V_{OH} = 2.5V$
Audio Output Current	Іон	-	-40 </td <td>-</td> <td>mA</td> <td><math display="block">VDD = 3V, V_{OH} = 2V</math></td>	-	mA	$VDD = 3V, V_{OH} = 2V$
Andia Ontont Organist		-	25	-	mA	$VDD = 3V, V_{OL} = 0.5V$
Audio Output Current	Іоь	-	50	)) -	mA	$VDD = 3V, V_{OL} = 1V$
	VLCD_VAR		0.2	-	V	VDD = 2.6V - 5.0V
VLCD Variation						V <sub>LCD</sub> = 4.5V
						LCD bias strength = \$04,
						no LCD panel applied
Input High Level	(VIH	<b>√2.0</b>	-	-	V	VDD = 3.0V
Input Low Level	(A)	-	-	0.8	V	VDD = 3.0V
Output High Current			000		۸	VDD = 3.0V
(I/O)	Төн	-	-800		μΑ	V <sub>OH</sub> = 2.4V
Output Sink Current			4000			VDD = 3.0V
(I/O)	→ lo∟	-	1000	-	μΑ	Vol = 0.8V
OSC Resistor	Rosc	-	220K	-	ohm	Fosc2 = 2.0MHz @ 3.0V
CPU Clock	Fcpu	_	-	3.0	MHz	Fcpu = Fosc2 /2 @ 2.6V


Note: 1. V<sub>LCD</sub> variation is subject to change due to the variation of process, temperature, supply voltage and loadings.

2. When voltage regulator and voltage doubler are enabled, VDD should be lower than VLCD to prevent forward biasing the p-n junction of I/O's output PMOS.



### **APPLICATION CIRCUIT**

(1) - 640 points LCD driver, 40segments x 16commons, 32768 mask option X'TAL




Note1: IOEF4, IOEF5 are shared with TxD, RxD(UART), if UART is not used, these two pins can be used as I/O ports

Note2: These capacitors must be connected if voltage doubler and voltage regulator are used.

Note3: Wire route path from capacitors (C6 - 1) to chip should be as close as possible.



## (2) - 640 points LCD driver, 40segments x 16commons, 32768 mask option R-oscillator




Note1: IOEF4, IOEF5 are shared with TxD, RxD(UART), if UART is not used, these two pins can be used as I/O ports

Note2: These capacitors must be connected if voltage doubler and voltage regulator are used.

Note3: Wire route path from capacitors (C6 - 1) to chip should be as close as possible.




# (3) - Serial communications between two SPL61As





### PAD ASSIGNMENT AND LOCATIONS

#### ■ PAD Assignment



Chip Size. 3160μm x 2590μm

This IC substrate should be connected to VSS

Note: To ensure that the IC functions properly, please bond all of VDD, VSS, AVDD and AVSS pins.

## **Ordering Information**

Product Number	Package Type		
SRL61A-nnnnV-C	Chip form		

Note1: Code number (nnnnV) is assigned for customer.

Note2: Code number (nnn = 0000 - 9999); version (V = A - Z).

NOTE: SUNPLUS TECHNOLOGY CO., LTD reserves the right to make changes at any time without notice in order to improve the design and performance to supply the best possible product.



## ■ PAD Locations

Pad No	Pad Name	X	Υ	Pad No	Pad Name	X	Υ
1	SEG36	-1420	1110	34	SEG8	427 _	-1131
2	AUDP	-1416	905	35	SEG7	547	-1,131
3	AVDD	-1416	785	36	SEG6	667	-1131
4	AUDN	-1416	665	37	SEG5	787	-1131
5	AVSS	-1416	545	38	SEG4	((907))	-1131
6	VSS	-1416	440	39	SEG3	1027	-1131
7	SEG35	-1416	320	40	SEG2	1147	-1131
8	SEG34	-1416	200	41	SEG1	1276	-1131
9	SEG33	-1416	80	42	SEG0	1416	-1131
10	SEG32	-1416	-40	43 /	СОМО	1416	-986
11	SEG31	-1416	-160	44 //	V COM1	1416	-851
12	SEG30	-1416	-280	45	√ÇÓM2	1416	-724
13	SEG29	-1416	-400	46	СОМЗ	1416	-601
14	SEG28	-1416	-520	47	COM4	1416	-481
15	SEG27	-1416	-640	48	COM5	1416	-361
16	SEG26	-1416	-760 🏒	49	COM6	1416	-241
17	SEG25	-1416	-880	50	COM7	1416	-121
18	SEG24	-1416	-1000	51	COM8	1416	-1
19	SEG23	-1401	<u>\-1134</u>	52	COM9	1416	119
20	SEG22	-1261 _	-1131	53	COM10	1416	239
21	SEG21	-1133	-1131	54	COM11	1416	359
22	SEG20	-1013	-1131	55	COM12	1416	479
23	SEG19	<u>\893</u>	-1131	56	COM13	1416	599
24	SEG18	X\23	-1131	57	CUP2	1416	721
25	SEG17	-653	-1131	58	CUP1	1416	849
26	SEG16	-533	-1131	59	HVLCD	1416	984
27	SEG15	-413	-1131	60	RESET	1416	1129
28	SEG14	-293	-1131	61	TEST	1276	1129
29 /	SEG13	-173	-1131	62	X32O	1156	1129
30	SEG12	-53	-1131	63	X32I	1036	1129
31	SEG11	67	-1131	64	VLCD	916	1129
32	SEG10	187	-1131	65	VDD	796	1129
33	SEG9	307	-1131	66	ROSC	666	1110

Rev.: 1.0




Pad No	Pad Name	Х	Y	Pad No	Pad Name	Х	Υ
67	COM15	539	1110	75	IOCD3	-509	1110
68	COM14	404	1110	76	IOCD2	-641	1110
69	RXD	277	1110	77	IOCD1	-768	1,110
70	TXD	142	1110	78	IOCD0	-911	1110
71	IOEF3	15	1110	79	SEG39	-1038	1110
72	IOEF2	-120	1110	80	SEG38	(1166)	1110
73	IOEF1	-247	1110	81	SEG37	-1293	1110
74	IOEF0	-382	1110				

#### **DISCLAIMER**

The information appearing in this publication is believed to be accurated

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.



Rev.: 1.0