

Serial-Port 16-Bit SoundPort Stereo Codec

AD1847

FEATURES

Single-Chip Integrated ∑∆ Digital Audio Stereo Codec Supports the Microsoft Windows Sound System* Multiple Channels of Stereo Input Analog and Digital Signal Mixing Programmable Gain and Attenuation On-Chip Signal Filters Digital Interpolation and Decimation Analog Output Low-Pass Sample Rates from 5.5 kHz to 48 kHz 44-Lead PLCC and TOEP Packages Operation from 45 V Supplies Serial Digital Interface Compatible with ADSP-21xx

PRODUCT OVERVIEW

Fixed-Point DSP

The AD1847 SoundPort[®] Stereo Sodec integrates key audio data conversion and control functions into a single integrated circuit. The AD1847 is intended to provide a complete, low cost, single-chip solution for business, game audio and multimedia applications requiring operation from a single +5 V supply. It provides a serial interface for implementation on a computer motherboard, add-in or PCMCIA card. See Figure 1 for an example system diagram.

*Windows Sound System is a registered trademark of Microsoft Corp. SoundPort is a registered trademark of Analog Devices, Inc.



External circuit requirements are limited to a minimal number of low cost support components. Anti-imaging DAC output filters are incorporated on-chip. Dynamic range exceeds 70 dB over the 20 kHz audio band. Sample rates from 5.5 kHz to 48 kHz are supported from external crystals.

The Codec includes a stereo pair of $\sum \Delta$ analog-to-digital converters (ADCs) and a stereo pair of $\sum \Delta$ digital-to-analog converters (DACs). Inputs to the ADC can be selected from four stereo pairs of analog signals: line 1, line 2, auxiliary ("aux") line #1, and post-mixed DAC output. A software-controlled programmable gain stage allows independent gain for each channel going into the ADC. The ADCs output can be digitally mixed with the DACs input.

The paper 16-bit outputs from the ADCs is available over a serial interface that also supports 16-bit digital input to the DACs and control/status information. The AD1847 can accept and generate 16-bit twos-complement PCM linear digital data, 8-bit unsigned magnitude PCM linear data, and 8-bit p-law or A-law companded digital data.

(Continued on page 7)



FUNCTIONAL BLOCK DIAGRAM

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

® Analog Devices, Inc., 1996

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD1847–SPECIFICATIONS

STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED

Temperature	25	°C	DAC Output Conditions
Digital Supply (V _{DD})	5.0	V	0 dB Attenuation
Analog Supply (V _{CC})	5.0	V	Full-Scale Digital Inputs
Word Rate (F _S)	48	kHz	16-Bit Linear Mode
Input Signal	1007	Hz	No Output Load
Analog Output Passband	20	Hz to 20 kHz	Mute Off
FFT Size	4096		ADC Input Conditions
V _{IH}	2.4	V	0 dB Gain
V _{IL}	0.8	V	-3.0 dB Relative to Full Scale
V _{OH}	2.4	V	Line Input
V _{OL}	0.4	V	16-Bit Linear Mode

ANALOG INRUT

			$-(\langle \cdot \rangle$		
		Min	Тур 🔪	Max	Units
Full-Scale Input Volfage (RMS) Values Assum	e Sine Wave Input)				
Line1, Line2, $AUX1$, $AUX2$ (1		V rms
Input Impedance	\sim	2.54	2.8	3.10	V p-p
Line1, Line2, AUX1, AUX2†	$ \setminus $ $ / / / $) 1 <i>6 ///</i> //			kΩ
Input Capacitance [†])) ((pF
	\rightarrow \uparrow \downarrow \uparrow		<i>∨∦ - </i> ~~		
PROGRAMMABLE GAIN AMPLIFIER-AI			\checkmark		
PROGRAMMABLE GAIN AMPLIFIER—AL				'	
	Min	Typ		Max /	Units
Step Size (All Steps Tested, -30 dB Input)	1.10	1.5		1.90	
PGA Gain Range Span†	21.0		-	24.0	/ _dB
	·	/		1	\leq
AUXILIARY INPUT ANALOG AMPLIFIER		\wedge			
AUAILIARI INFUI ANALUG AMPLIFIER	DATIENUATURS	\sum			
			Ŧ	34	T T 1 .

 \bigcirc

Min Тур Max Units Step Size (+12 dB to -28.5 dB, Referenced to DAC Full Scale) 1.3 1.5 1.7 dB (-30 dB to -34.5 dB, Referenced to DAC Full Scale) 1.1 1.5 1.9 dB Input Gain/Attenuation Range Span† 47.5 dB 45.5 AUX Input Impedance[†] 10 kΩ

DIGITAL DECIMATION AND INTERPOLATION FILTERS†

	>	1	
	Min	Max	Units
Passband	0	$0.4 imes F_{S}$	Hz
Passband Ripple	-0.1	+0.1	dB
Transition Band	$0.4 imes F_{ m S}$	$0.6 imes \mathrm{F_S}$	Hz
Stopband	$0.6 imes F_{ m S}$	~	Hz
Stopband Rejection	74		dB
Group Delay		30/F _S	
Group Delay Variation Over Passband		0	μs

ANALOG-TO-DIGITAL CONVERTERS

			Min	Тур	Max	units
Resolution				16		Bits
Dynamic Range (-60 dB Input, THD+N Referen	nced to Full Scale	, A-Weighted)	70			dB
THD+N (Referenced to Full Scale)		0			0,04	0 %
						dB
Signal-to-Intermodulation Distortion†				83		→ dB
ADC Crosstalk [†]					$\langle \langle \rangle \rangle$,
Line Inputs (Input L, Ground R, Read R; Inpu	t R, Ground L, F	Read L)		/		dB
Line1 to Line2 (Input Line1, Ground and Sele				((dB
Line to AUX1				(()) -80	dB
Line to AUX2					-80	dB
Line to DAC				\bigcap	-80	dB
Gain Error (Full-Scale Span Relative to V _{REFI})				$\left(\begin{array}{c} \\ \end{array} \right)$	±10	%
Interchannel Gain Mismatch (Difference of Gain	Errors)			$\langle \rangle$	±0.2	dB
DC Offset				\searrow	± 55	LSB
DIGITAL-TO-ANALOG CONVERTERS						I
Diditi AL TO ANALOG GOLVELTERS	<u> </u>			Min	Тур Мах	Units
Resolution	$\langle \rangle$	\sim			16	Bits
Dynamic Range (-60 dB Input, THD+N Referen	cad to Full Scale	A-Weikhted)	\backslash	76	10	dB
THD+N (Referenced to Full Scale)	iccurto Pull State		$\setminus I$		0.025	%
		NN	\sqrt{M}	$ \neg $	-72	dB
Signal-to-Intermodulation Distortion [†]	$\backslash \bigcirc /$	X > K	V L		86	$\sim dB$
Gain Error (Full-Scale Span Relative to V _{REFI})					°`] ∉⊤₀√	1 miles
Interchannel Gain Mismatch (Difference of Gain	Errors)	$\square (\neg) \square$	´ [_]	\vdash	$/ / \pm 0.2$	
DAC Crosstalk [†] (Input L, Zero R, Measure R_O	UT; Input R, Ze	ro L, Measure	u_ot u		/ / -80 /	$ L_{dB}$
Total Out-of-Band Energy† (Measured from 0.6	\times F _s to 100 kHz	Y —		\Box	/ / -50 /	rdB 7
Audible Out-of-Band Energy (Measured from 0.6	$3 imes \mathrm{F}_\mathrm{S}$ to 22 kHz,	Tested at F _S =	= 5.5 kHz)		55 /	/ dB
DAC ATTENUATOR						\leq
	$(\frown \land$	Min	Ty	р	Max	Unit
Step Size (0 dB to -22.5 dB) (Tested at Steps 0 d	IB, -1(9,5))	1.3	1.5		1.7	dB
Step Size (–24 dB to –94 dB)	$\land \checkmark \checkmark$	1.0	1.5		2.0	dB
Output Attenuation Range Span†		-93			95	dB
DIGITAL MIX ATTENUATOR	\sum					
		Min	Ty	р	Max	Unit
	IB, -19.5)	Min 1.3	Ty 1.5		Max 1.7	Unit dB
	IB, -19.5)					
Step Size (-24 dB to -94 dB)	IB, -19.5)	1.3	1.5		1.7	dB
Step Size (-24 dB to -94 dB) Output Attenuation Range Span†	IB, -1955)	1.3 1.0	1.5		1.7 2.0	dB dB
Step Size (-24 dB to -94 dB) Output Attenuation Range Span†	IB, -19.5) Min	1.3 1.0 -93.5	1.5		1.7 2.0	dB dB
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT		1.3 1.0 -93.5	1.5 1.5 yp		1.7 2.0 95.5	dB dB dB
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage	Min	1.3 1.0 -93.5	1.5 1.5		1.7 2.0 95.5 Max	dB dB dB Unit
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage V _{REFI} = 2.35*		1.3 1.0 -93.5 T	1.5 1.5 yp		1.7 2.0 95.5	dB dB dB
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage $V_{REFI} = 2.35^*$ Line Output Impedance†	Min	1.3 1.0 -93.5 T	1.5 1.5 yp		1.7 2.0 95.5 Max 2.20	dB dB dB Unit
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage $V_{REFI} = 2.35^*$ Line Output Impedance† External Load Impedance	Min 1.80	1.3 1.0 -93.5 T	1.5 1.5 yp		1.7 2.0 95.5 Max 2.20	dB dB dB Unit V rm V p-j Ω
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage $V_{REFI} = 2.35^*$ Line Output Impedance† External Load Impedance Output Capacitance†	Min 1.80	1.3 1.0 -93.5 T	1.5 1.5 yp		1.7 2.0 95.5 Max 2.20 600 15 100	dB dB dB Unit V rm V p-j Ω kΩ
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage V _{REFI} = 2.35* Line Output Impedance† External Load Impedance Output Capacitance External Load Capacitance V _{REF} (Clock Running)	Min 1.80	1.3 1.0 -93.5 T 0. 2	1.5 1.5 yp 707		1.7 2.0 95.5 Max 2.20 600 15	dB dB dB Unit V rm V p-j Ω kΩ pF
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage V _{REFI} = 2.35* Line Output Impedance† External Load Impedance Output Capacitance† External Load Capacitance V _{REF} (Clock Running) V _{REF} Current Drive	Min 1.80 10	1.3 1.0 -93.5 T 0. 2	1.5 1.5 yp 707		1.7 2.0 95.5 Max 2.20 600 15 100	dB dB dB Unit V rm V p-j Ω kΩ pF pF V μA
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage V _{REFI} = 2.35* Line Output Impedance† External Load Impedance Output Capacitance External Load Capacitance V _{REF} (Clock Running) V _{REF} Current Drive V _{REFI}	Min 1.80 10	1.3 1.0 -93.5 T 0. 2	1.5 1.5 yp 707		1.7 2.0 95.5 Max 2.20 600 15 100 2.50	dB dB dB Unit V rm V p-j Ω kΩ pF pF v μA V
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage V _{REFI} = 2.35* Line Output Impedance† External Load Impedance Output Capacitance Current Drive V _{REF} (Clock Running) V _{REF} Current Drive V _{REFI} Mute Attenuation of 0 dB	Min 1.80 10	1.3 1.0 -93.5 T 0. 2	1.5 1.5 yp 707		1.7 2.0 95.5 Max 2.20 600 15 100	dB dB dB Unit V rm V p-j Ω kΩ pF pF V μA
Line Output Impedance† External Load Impedance Output Capacitance External Load Capacitance V _{REF} (Clock Running) V _{REF} Current Drive V _{REFI} Mute Attenuation of 0 dB Fundamental† (LOUT)	Min 1.80 10	1.3 1.0 -93.5 T 0. 2	1.5 1.5 yp 707		1.7 2.0 95.5 Max 2.20 600 15 100 2.50 -80	dB dB dB Unit V rm V p-j Ω kΩ pF pF V μA V dB
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage V _{REFI} = 2.35* Line Output Impedance† External Load Impedance Output Capacitance† External Load Capacitance V _{REF} (Clock Running) V _{REF} Current Drive V _{REFI} Mute Attenuation of 0 dB Fundamental† (LOUT) Mute Click†	Min 1.80 10	1.3 1.0 -93.5 T 0. 2	1.5 1.5 yp 707		1.7 2.0 95.5 Max 2.20 600 15 100 2.50	dB dB dB Unit V rm V p-j Ω kΩ pF pF v μA V
Step Size (-24 dB to -94 dB) Output Attenuation Range Span† ANALOG OUTPUT Full-Scale Line Output Voltage V _{REFI} = 2.35* Line Output Impedance† External Load Impedance Output Capacitance† External Load Capacitance V _{REF} (Clock Running) V _{REF} Current Drive V _{REFI} Mute Attenuation of 0 dB Fundamental† (LOUT)	Min 1.80 10	1.3 1.0 -93.5 T 0. 2	1.5 1.5 yp 707		1.7 2.0 95.5 Max 2.20 600 15 100 2.50 -80	dB dB dB Unit V rm V p-j Ω kΩ pF pF V μA V dB

*Full-scale line output voltage scales with V_{REF} (e.g., V_{OUT} (typ) – 2.0 V \times (V_{REF}/2.35)). †Guaranteed, Not Tested.

SYSTEM SPECIFICATIONS

STSTEM SPECIFICATIONS				
	Min	Тур	Max	Units
System Frequency Response [†]		± 0.3		dB
(Line In to Line Out, 20 Hz to 20 kHz)				
Differential Nonlinearity†			$\pm 1/2$ (Bit
Phase Linearity Deviation†		1		Degrees
STATIC DIGITAL SPECIFICATIONS				\searrow
		Min	Max	Units
Jigh Lovel Input Veltage (V)			(())	
High Level Input Voltage (V _{IH}) Digital Inputs		2.0		v
XTAL1/2		2.4	$(\frown \land$	V V
ow Level Input Voltage (V_{II})		2.1	((0.8))	v V
ligh Level Output Voltage (V_{IL}) $I_{\text{OH}} = 1 \text{ mA}$		2.4	VDD	v
ow Level Output Voltage (V_{OL}) $I_{QL} = 4 \text{ mA}$		<i>w</i> .1	0.4	v
nput Leakage Current (GQ/NOGO Tested)		-10	+10	μĂ
utput Leakage/Current (GO/NOGO [Fested)		-10	+10	μΑ
TIMING PARAMETERS (Guaranteed Over Ope	erating Temp	erature Range)	\Diamond	!
		Min	Evp Max	Units
	$/ \left\{ - \right\}$			
erial Frame Sync Period (t ₁)	$\langle - \rangle$	1/1/2 > 1/1/	1/0.5 Fs	
Clock to Frame Sync [SDFS] Propagation Delay	(t _{PD1})		1 20/	-1/ns
Data Input Setup Time (t _S)				/ n/s
Data Input Hold Time (t _H)				/ the
Clock to Output Data Valid (t _{DV})				/ns
Clock to Output Three-State [High-Z] (t _{HZ})			- 20	/ns
Clock to Time Slot Output [TSO] Propagation D			20	
RESET and PWRDOWN Lo Pulse Width (t _{RPWL})	100 100		195
OWER SUPPLY		$\left\{ \right\}$		•
	$ \land \not $	Min	Max	Units
ower Supply Range – Digital & Analog		4.75	5.25	V
ower Supply Current – Operating (10 k Ω Line C	theo I ter	4.75	140	mA
nalog Supply Current – Operating (10 k Ω Line (Out Load	\	70	mA
Pigital Supply Current – Operating (10 K2 Line C)	70 70	mA
nalog Power Supply Current – Operating (10 ksz Line C	Jui Luau) 🗸		400	
Digital Power Supply Current – Power Down			400	μΑ
ower Dissipation – Operating (Current × Nomin	(Cumple)		400 750	μA mW
ower Dissipation – Power Down (Current X No ower Supply Rejection (@ 1 kHz)	innai Supply)	4	mW
(At Both Analog and Digital Supply Pins, ADC	'c)	45		dB
(At Both Analog and Digital Supply Pins, DAC	·S)	55		dB
CLOCK SPECIFICATIONS				
	M	lin	Max	Units
nput Clock Frequency			27	MHz
Recommended Clock Duty Cycle			± 10	%
nitialization/Sample Rate Change Time			±10	/0
16.9344 MHz Crystal Selected at Power-Up			171	ma
10.9544 MHZ Crystal Selected at Power-Op			171	ms

16.9344 MHz Crystal Selected at Power-Up 24.576 MHz Crystal Selected at Power-Up 16.9344 MHz Crystal Selected Subsequently 24.576 MHz Crystal Selected Subsequently

†Guaranteed, not tested.

Specifications subject to change without notice.

171

6

6

ms

ms

ms

ABSOLUTE MAXIMUM RATINGS*



PIN DESCRIPTIONS

Parallel Interface

Pin Name	PLCC	TQFP	I/O	Description
SCLK SDFS	1	39	I/O	Serial Clock. SCLK is a bidirectional signal that supplies the clock as an output to the serial bus when the Bus Master (BM) pin is driven HI and accepts the clock as an input when the BM pin is driven LO. The serial clock output is fixed at 12.288 MHz when XTAL1 is selected, and 11.2896 MHz when XTAL2 is selected. SCLK runs continuously. An AD1847 should always be configured as the serial bus master unless it is a slave in a daisy-chained multiple codec system.
SDFS	6 \	44	I/O	Serial Data Frame Sync. SDFS is a bidirectional signal that supplies the frame synchroni- zation signal as an output to the serial bus when the Bus Master (BM) pin is driven HI and accepts the frame synchronization signal as an input when the BM pin is driven LO. The SDFS frequency powers up at one half of the AD1847 sample rate (i.e., FRS bit = 0) with two samples per frame and can be programmed to match the sample rate (i.e., FRS bit = 1) with one sample per frame. An AD1847 should always be configured as the serial bus master unless it is a slave in a daisy-chained multiple codec system.
		42		Serial Data Input. SDI is used by peripheral devices such as the host CPU or a DSP to supply control and playback data information to the AD1847. All control and playback transfers are 16 bits long, MSB first.
	⁵	$\stackrel{43}{\bigcirc})$	0	Serial Data Output. SDO is used to supply status/index readback and capture data infor- mation to peripheral devices such as the host CPU or a DSP. All status/index readback and capture data transfers are 16 bits long, MSB/first. Three-state output driver.
RESET	11	5		Reset. The RESET signal is active LO. The assertion of this signal will initialize the on-chip registers to their default values. See the "Control Register Definitions" section for
WRDOWN	12	6	Ι	a description of the contents of the control registers after RESET is deasserted. Powerdown. The PWRDOWN signal is active LQ. The assertion of this signal will reset the on-chip control registers (tolentically to the RESET signal) and will also place the AD1847 in a low power consumption model V_{REF} and all analog circulitry are disabled.
BM	33	27	Ι	Bus Master. The assertion (HI) of this signal indicates that the AD1847 is the serial bus master. The AD1847 will then supply the serial clock (SCLK) and the frame sync (SDFS signals for the serial bus. One and only one AD1847 should always be configured as the serial bus master. If BM is connected to logic LO, the AD1847 is configured as a bus slave, and will accept the SCLK and SDFS signals as inputs. An AD1847 should only be configured as a serial bus slave when an AD1847 serial bus master already exists, in daisy-chained multiple codec systems.
ГSO	7	1	0	Time Slot Output. This signal is asserted HI by the AD1847 coincidentally with the LSB of the last time slot used by the AD1847. Used in daisy-chained multiple codec systems.
rsi	8	2	I	Time Slot Input. The assertion of this signal indicates that the AD1847 should immediately use the next three time slots (TSSEL = 1) or the next six time slots (TSSEL = 0) and then activate the TSO pin to enable the next device down the TDM chain. TSI should be driven LO when the AD1847 is the bus master or in single codec systems. Used in daisy-chained multiple codec systems.
CLKOUT	44	38	0////	Clock Output. This signal is the buffered version of the crystal clock output and the fre- quency is dependent on which crystal is selected. This pin can be three-stated by driving the BM pin LO or by programming the CLKTS bit in the Pin Control Register. See the "Control Registers" section for more details. The CLKOUT frequency is 12.288 MHz when XTAL1 is selected and 16.9344 MHz when XTAL2 is selected.

15		\sim	
	TQFP	1/0	Description
23	17	Ι	Left Line Input #1. Line level input for the #1 left channel.
17	$ \mathcal{A}V \sim$	Ι	Right Line Input #1. Line level input for the #1 right channel.
22	16.>	Ι	Left Line Input #2. Line level input for the #2 left channel.
18	12	I	Right Line Input #2. Line level input for the #2 right channel.
26	20	Ι	Left Auxiliary Input #1. Line level input for the AUX1 left channel.
27	21	Ι	Right Auxiliary Input #1. Line level input for the AUX1 right channel.
32	26	Ι	Left Auxiliary Input #2. Line level input for the AUX2 left channel.
31	25	Ι	Right Auxiliary Input #2. Line level input for the AUX2 right channel.
30	24	0	Left Line Output. Line level output for the left channel.
28	22	0	Right Line Output. Line level output for the right channel.
	PLCC 23 17 22 18 26 27 32 31 30	PLCC TOFP 23 17 17 11 22 16 18 12 26 20 27 21 32 26 31 25 30 24	PLCC TQFP I/O 23 17 I 17 11 I 22 16 I 18 12 I 26 20 I 27 21 I 32 26 I 31 25 I 30 24 O

Miscellaneous

Pin Name	PLCC	TQFP	I/O	Description
XTAL1I	40	34	Ι	24.576 MHz Crystal #1 Input.
XTAL10	41	35	0	24.576 MHz Crystal #1 Output.
XTAL2I	42	36	Ι	16.9344 MHz Crystal #2 Input.
XTAL2O	43	37	0	16.9344 MHz Crystal #2 Output.
XCTL1:O	37 & 36	31 & 30	0	External Control. These TTL signals reflect the current status of register bits inside the AD1847. They can be used for signaling or to control external logic.
V _{REF}	16	10	0	Voltage Reference. Nominal 2.25 volt reference available externally as a voltage datum for dc-coupling and level-shifting. $V_{\rm REF}$ should not have any signal dependent load.
V _{REFI}	15	9	Ι	Voltage Reference Internal. Voltage reference filter point for external bypassing only.
LFILT	21	15	Ι	Left Channel Filter Capacitor. This pin requires a 1.0 µF capacitor to analog ground
\frown	\sim	_		for proper operation.
Ŕ_FILT		78	Ι	Right Channel Filter Capacitor. This pin requires a $1.0 \ \mu\text{F}$ capacitor to analog ground
NC	1 49 <u></u>	23	\bigcirc	for proper operation. No Connect. Do not connect.
Power Suppl	ies 🤇)		
Pin Name	PECO		$\langle \rangle$	TQFP () HQ / Description
V _{CC}	13 & 2	25		18 I Agalog Supply Voltage (+5-V).
GNDA	14, 20), 24	8	8, 14, 18 Analog Ground.
V _{DD}	2, 9, 3	84, 39	4	40, 3, 28, 33
GNDD	3 10	35, 38		41, 4, 29, 32 / Digital Ground.

(Continued from page 1)

The $\sum \Delta$ DACs are preceded by a digital interpolation filter. An attenuator provides independent user volume control over each DAC channel. Nyquist images are removed from the DACs' analog stereo output by on-chip switched-capacitor and continuous-time filters. Two stereo pairs of auxiliary line-level inputs can also be mixed in the analog domain with the DAC output.

The AD1847 serial data interface uses a Time Division Multiplex (TDM) scheme that is compatible with DSP serial ports configured in Multi-Channel Mode with 32 16-bit time slots (i.e., SPORT0 on the ADSP-2101, ADSP-2115, etc.).

AUDIO FUNCTIONAL DESCRIPTION

This section overviews the functionality of the AD1847 and is intended as a general introduction to the capabilities of the device. As much as possible, detailed reference information has been placed in "Control Registers" and other sections. The user is not expected to refer repeatedly to this section.

Analog Inputs

The AD1847 SoundPort Stereo Codec accepts stereo line-level inputs. All inputs should be capacitively coupled (ac-coupled) to the AD1847. LINE1, LINE2, and AUX1, and post-mixed DAC output analog stereo signals are multiplexed to the internal programmable gain amplifier (PGA) stage.

The PGA following the input multiplexer allows independent selectable gains for each channel from 0 to 22.5 dB in +1.5 dB steps. The Codec can operate either in a global stereo mode or in a global mono mode with left-channel inputs appearing at both channel outputs.

Analog Mixing

AUX1 and AUX2 analog stereo signals can be mixed in the analog domain with the DAC output. Each channel of each auxiliary analog input can be independently gained/attenuated from +12 dB to -34.5 dB in -1.5 dB steps or completely muted. The post-mixed DAC output is available on L_OUT and R_OUT externally and as an input to the ADCs.

Even if the AD1847 is not playing back data from its DACs, the analog mix function can still be active.

Analog-to-Digital Datapath

The $\Sigma \Delta$ ADCs incorporate a proprietary fourth-order modulator. A single pole of passive filtering is all that is required for antialiasing the analog input because of the ADC's high 64 times oversampling ratio. The ADCs include digital decimation filters that low-pass filter the input to $0.4 \times F_S$. ("F_S" is the word rate or "sampling frequency.") ADC input overrange conditions will cause status bits to be set that can be read.

Digital-to-Analog Datapath

The $\Sigma\Delta$ DACs contain a programmable attenuator and a lowpass digital interpolation filter. The anti-imaging interpolation filter oversamples and digitally filters the higher frequency images. The attenuator allows independent control of each DAC channel from 0 dB to -94.5 dB in 1.5 dB steps plus full mute. The DACs' $\Sigma\Delta$ noise shapers also oversample and convert the signal to a single-bit stream. The DAC outputs are then filtered in the analog domain by a combination of switched-capacitor and continuous-time filters. These filters remove the very high frequency components of the DAC bitstream output. No external components are required.

Changes in DAC output attenuation take effect only on zero crossings of the digital signal, thereby eliminating "zipper" noise on playback. Each channel has its own independent zero-crossing detector and attenuator change control circuitry. A timer guarantees that requested volume changes will occur even in the absence of an input signal that changes sign. The time-out period is 8 milliseconds at a 48 kHz sampling rate and 48 milliseconds at an 8 kHz sampling rate. (Time-out [ms] $\approx 384/F_S$ [kHz]).

Digital Mixing

Stereo digital output from the ADCs can be mixed digitally with the input to the DACs. Digital output from the ADCs going out of the serial data port is unaffected by the digital mix. Along the digital mix datapath, the 16-bit linear output from the ADCs is attenuated by an amount specified with control bits. Both channels of the monitor data are attenuated by the same amount. (Note that internally the AD1847 always works with 16-bit ICM linear data, digital mixing included; format conversions take place at the input and output.)

Sixty-four steps of -1.5 dB attenuation are supported to -94.5 dB. The digital plix datapath can also be completely muted, preventing any mixing of the digital input with the digital output. Note that the level of the mixed signal is also a function of the input PGA settings, since they affect the ADCs' output.

The attenuated digital mix data is digitally summed with the DAC input data prior to the DACs' datapath attenuators. The digital sum of digital mix data and DAC input data is clipped at plus or minus full scale and does not wrap around. Because both stereo signals are mixed before the output attenuators, mix data is attenuated a second time by the DACs' datapath attenuators.

Analog Outputs

A stereo line-level output is available at external pins. Other output types such as headphone and speaker must be implemented in external circuitry. The stereo line-level outputs should be capacitively coupled (ac-coupled) to the external circuitry. Each channel of this output can be independently muted. When muted, the outputs will settle to a dc value near V_{REF} , the midscale reference voltage.

Digital Data Types

The AD1847 supports four global data types: 16-bit twoscomplement linear PCM, 8-bit unsigned linear PCM, companded μ -law, and 8-bit companded A-law, as specified by control register bits. Eight-bit data is always left-justified in 16bit fields; in other words, the MSBs of all data types are always aligned; in yet other words, full-scale representations in all four formats correspond to equivalent full-scale signals. The eight least significant bit positions of 8-bit data in 16-bit fields are ignored on digital input and zoned on digital output (i.e., truncated).

The 16-bit PCM data format is capable of representing 96 dB of dynamic range. Eight-bit PCM can represent 48 dB of dynamic range. Companded μ -law and A-law data formats use nonlinear coding with less precision for large-amplitude signals. The loss of precision is compensated for by an increase in dynamic range to 64 dB and 72 dB, respectively.

On input, 8-bit companded data is expanded to an internal linear representation, according to whether μ -law or A-law was

specified in the Codec's internal registers. Note that when μ -law compressed data is expanded to a linear format, it requires 14 bits. A-law data expanded requires 13 bits.



Figure 2. A-Law or µ Law Expansion

When 8-bit companding is specified, the ADCs' linear output is compressed to the format specified.



Note that all format conversions take place at input or output. Internally, the AD1847 always uses 16-bit linear PCM representations to maintain maximum precision.

Power Supplies and Voltage Reference

The AD1847 operates from +5 V power supplies. Independent analog and digital supplies are recommended for optimal performance though excellent results can be obtained in single-supply systems. A voltage reference is included on the Codec and its 2.25 V buffered output is available on an external pin (V_{REF}). The reference output can be used for biasing op amps used in dc coupling. The internal reference must be externally bypassed to analog ground at the V_{REFI} pin, and must not be used to bias external circuitry.

Clocks and Sample Rates

The AD1847 operates from two external crystals, XTAL1 and XTAL2. The two crystal inputs are provided to generate a wide range of sample rates. The oscillators for these crystals are on the AD1847, as is a multiplexer for selecting between them. They can be overdriven with external clocks by the user, if so desired. At a minimum, XTAL1 must be provided since it is selected as the reset default. If XTAL2 is not used, the XTAL2 input pin should be connected to ground. The recommended crystal frequencies are 16.9344 MHz and 24.576 MHz. From them, the following sample rates can be selected: 5.5125, 6.615, 8, 9.6, 11.025, 16, 18.9, 22.05, 27.42857, 32, 33.075, 37.8, 44.1, 48 kHz.

CONTROL REGISTERS Control Register Mapping

The AD1847 has six 16-bit and thirteen 8-bit on-chip useraccessible control registers. Control information is sent to the AD1847 in the 16-bit Control Word. Status information is sent from the AD1847 in the 16-bit Status Word. Playback Data and Capture Data each have two 16-bit registers for the right and left channels. Additional 8-bit Index Registers are accessed via indirect addressing in the AD1847 Control Word. [Index Registers are reached with indirect addressing.] The contents of an indirect addressed Index Register may be readback by the host CPU or DSP (during the Status Word/Index Readback time slot) by setting the Read Request (RREQ) bit in the Control Word. Note that each 16-bit register is assigned its own time slot, so that the AD1847 always consumes six 16-bit time slots. Figure 4 shows the mapping of the Control Word, Status Word/ Index Readback and Data registers to time slots when TSSEL = 0. TSSEL = 0 is used when the SDI and SDO pins are tied to-gether (i.e., "1-wire' system). This configuration is efficient in erms of component interconnect (one bidirectional wire for serial data input and output), but inefficient in terms of time slot usage (six slots consumed on single bidirectional Time Division Multiplexed [TDM] serial bas) [When TSSEI] =/0, serial data input to the AD1847 occurs sequentially with serial data output from the AD1847 (i.e., Control Word, Left Playback and Right Playback data is received on the SDI pin, then the Status Word Index Readback, Left Capture and Right Capture data is transmitted on the SDO pin).

Slot	Register Name (16-Bit)
0	Control Word Input
1	Left Playback Data Input
2	Right Playback Data Input
3	Status Word/Index Readback Output
4	Left Capture Data Output
5	Right Capture Data Output

Figure 4. Control Register Mapping with TSSEL =

Figure 5 shows the mapping of the Control Word, Status Word/ Index Readback and Data registers to time slots when TSSEL = 1. Note that the six 16-bit registers "share" three time slots. TSSEL = 1 is used when the SDI and SDO pins are independent inputs and output (i.e., "2-wire" system). This configuration is inefficient in terms of component interconnect (two unidirectional wires for serial data input and output), but efficient in terms of time slot usage (three slots consumed on each of two unidirectional TDM serial buses). When TSSEL = 1, serial data input to the AD1847 occurs concurrently with serial data output from the AD1847 (i.e., Control Word reception on the SDI pin occurs simultaneously with Status Word/Index Readback transmission on the SDQ pin).

Slot	Register Name (16-Bit)
0	Control Word Input
1	Left Playback Data Input
2	Right Playback Data Input
0	Status Word/Index Readback Output
1	Left Capture Data Output
7^{2}	Right Capture Data Output

Control Register Mapping with TSSEL = 1 igure 5, An Index Register readback request to an invalid index address (11, 14 and 15) will return the contents of the Status Word. Attempts to write to an invalid index address (11, 14 and 15) will have no effect on the AD1847. As mentioned above, the RREQ bit of the Control Word is used to request Status Word output or Index Register readback output during either time slot 3 (TSSEL = 0) or time slot 0 (TSSEL = 1). RREQ is set for Index Register readback output, and reset for Status Word output. When Index Register readback is requested, the Index Readback bit format is the same as the Control Word bit format. All status bits are updated by the AD1847 before a new Control Word is received (i.e., at frame boundaries). Thus, if TSSEL = 0 and the Control Word written at slot 0 causes some status bits to change, the change will show up in the Status Word transmitted at slot 3 of the same sample.

Control Word (16-Bit)

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
CLOR	MCE	RREQ	res	IA3	IA2	IA1	IA0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

DATA7:0 Index Register Data. These bits are the data for the desired AD1847 Index Register referenced by the Index Address. Written by the host CPU or DSP to the AD1847.

- RREQ Read Request. Setting this bit indicates that the current transfer is a request by the host CPU or DSP for readback of the contents of the indirect addressed Index Register. When this bit is set (RREQ = HI), the AD1847 will not transmit its Status Word in the following Status Word Index readback slot, but will instead transmit the data in the Index Register specified by the Index Address. Although the Index Readback is transmitted in the following Status Word/Index Readback/time slot, the format of the Control Word is used (i.e., CLOR, MCE, RREQ and the Index Register Address in the most significant byte, and the readback Index Register Data in the least significant byte). When this bit is reset (RREQ = LO), the AD184/ will transmit its Status Word in the following Status Word Index Readback time slot.
 - A read request is serviced in the next available Index Readback time slot. If TSSEL = 0, the Index Register readback data is transmitted in slot 3 of the same sample. If TSSEL = 1, Index Register readback data is transmitted in slot 0 of the next sample. If TSSEL changes from 0 to 1, Index Register readback will occur twice, in slot 3 of the current sample, and slot 0 of the next. If TSSEL changes from 1 to 0, the last read request is last.
- res Reserved for future expansion. Write zeros (LQ) to all reserved bits.
- MCE Mode Change Enable. This bit must be set (MCE = HI) whenever protected control register bits of the ADI 847 are changed. The Data Format register, the Miscellaneous Information register and the ACAL bit of the Interface Configuration register can NOT be changed unless this bit is set. The DAC outputs will be muted when MCE is set. The user must mute the AUX1 and AUX2 channels when this bit is set (no audio activity should occur). Written by the host CPU or DSP to the AD1847. This bit is HI after reset.
- CLOR Clear Overrange. When this bit is set (CLOR = HI), the overrange bits in the Status Word are updated every sample. When this bit is reset (CLOR = LO), the overrange bits in the Status Word will record the largest overrange value. The largest overrange value is sticky until the CLOR bit is set. Written by the host CPU or DSP to the AD1847. Since there can be up to 2 samples in the data pipeline, a change to CLOR may take up to 2 samples periods to take effect. This bit is HI after reset.

Immediately after reset, the contents of this register is: 1100 0000 0000 (C000h).

Left/Right Playback/Capture Data (16-Bit)

The data formats for Left Playback, Right Playback, Left Capture and Right Capture are all identical.

			< /				
Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
DATA15	DATA14	DATA13	DATA12	DATA11	DATA10	DATA9	DATA8
Data 7	Data 6	Data 5 <	🔿 Data 4	Data 3	Data 2	Data 1	Data 0
Data 7 DATA7	Data 6 DATA6	Data 5 < (DATA5)	Data 4 DATA4	Data 3 DATA3	Data 2 DATA2	Data 1 DATA1	Data 0 DATA0

DATA15:0 Data Bits. These registers contain the 16-bit, MSB first data for capture and playback. The host CPU or DSP reads the capture data from the AD1847. The host CPU or DSP writes the playback data to the AD1847. For 8-bit linear or 8-bit companded modes, only DATA15:8 contain valid data; DATA7:0 are ignored during capture, and are zeroed during playback. More mode plays back the same audio sample on both left and right channels. Mono capture only captures data from the left audio-channel. See "Serial Data Format" Timing Diagram.

Immediately after reset, the content of these registers is: 0000 0000 0000 0000 (0000h).

IA3:0 Index Register Address. These bits define the indirect address of the desired AD1847 Index Register. Written by the host CPU or DSP to the AD1847.

Status Word (16-Bit)

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
res	res	RREQ	res	ID3	ID2	ID1	ID0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
Data 7 res	Data 6 res	Data 5 ORR1	Data 4 ORR0	Data 3 ORL1	Data 2 ORL0	Data 1	Data 0 INIT

INIT Initialization. This bit is an indication to the host that frame syncs will stop and the serial bus will be shut down. INIT is set HI on the last valid frame. It is reset LO for all other frames. Read by the host CPU or DSR from the AD1847.

The INIT bit is set HI on the last sample before the serial interface is inactivated. The only condition under which the INIT bit is set is when a different sample rate is programmed. If FRS = 0 (32 slots per frame, two samples per frame) and the sample rate is changed in the first sample of the 32 slot frame (i.e., during slots 0 through 15), the INIT bit will be set on the second sample of that frame (i.e., during slots 16 through 31). If FRS = 0 and the sample rate is changed in the second sample of the 32 slot frame, the INIT bit will be set on the second sample of the 32 slot frame, the INIT bit will be set on the second sample of the 32 slot frame.

Autocalibrate In-Progress. This bit indicates that autocalibration is in progress or the Mode Change Enable (MCE) state has been recently exited. When exiting the MCE state with the ACAL bit set, the ACI bit will be set HI for 384 sample periods. When exiting the MCE state with the ACAL bit reset, the ACAL bit will be set HI for 128 sample periods, indirating that offset and filter values are being restored. Read by the host CPU or DSP from the AD1847.

Autocalibration not in progress Autocalibration is in progress

ACI clear (i.e., reset or LO) should be recognized by first polling for a HI for the sample after the MCE bit is reset, and then polling for a LO. Note that it is important not to start polling until one sample after MCE is reset, because if MCE is set while ACI is HI, an ACI LO on the following sample will suggest a false clear of ACI.

- ORL1:0 Overrange Left Detect. These bits indicate the overrange on the left input channel. Read by the host CPU or DSP from the AD1847.
 - 0 Greater than –1.0 dB underrange
 - 1 Between –1.0 dB and 0 dB underrange
 - 2 Between 0 dB and 1.0 dB overrange
 - 3 Greater than 1.0 dB overrange
- ORR1:0 Overrange Right Detect. These bits indicate the overrange on the right input channel. Read by the host CPU or DSP from the AD1847.
 - 0 Greater than -1.0 dB underrange
 - 1 Between -1.0 dB and 0 dB/underrange
 - 2 Between 0 dB and 1.0 dB overrange
 - 3 Greater than 1.0 dB overrange
- ID3:0 AD1847 Revision ID. These four bits define the revision level of the AD1847. The first version of the AD1847 is designated ID = 0001. Read by the host CPU or DSP from the AD1847.
- RREQ This bit is reset LO for the Status Word, echoing the RREQ state written by the host CPU or DSP in the previous Control Word. Read by the host CPU or DSP from the AD1847.
- res Reserved for future expansion. All reserved bits read zero (LO).

Immediately after reset, the contents of this register is: 0000 0001 0000 0000 (0100h).

res

МСЕ

Index Readback (16-Bit)

Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
CLOR	MCE	RREQ	res	IA3	IA2	IA1	IA0
Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
						6	

DATA7:0 Index Register Data. These bits are the readback data from the desired AD1847 Index Register referenced by the Index Address from the previous Control Word (with the RREQ bit set). Read by the host CPU or DSP from the AD1847.

RREQ Read Request. This bit is set HI for Index Readback, echoing the RREQ state written by the host CPU or DSP in the previous Control Word. Read by the host CPU or DSP from the AD1847.

Reserved for future expansion. All reserved bits read zero (LO).

Mode Change Enable. This bit echoes the MCE state written by the host CPU or DSP during the previous* Control Word (with the RREQ bit set) Read by the host CPU or DSP from the AD1847.

OR Clear Overrange. This bit echoes the CLOR state written by the host CPU or DSP during the previous Control Word (with the RREQ bit set). Read by the host CPU or DSR from the AD1847.

Immediately after reset, the contents of this register is: 1110 0000 0000 0000 (1000h)

Indirect Mapped Registers

Following in Figure 6 is a table defining the mapping of AD1847 8 bit Index Registers to Index Address. These registers are accessed by writing the appropriate 4-bit Index Address in the Control Word.

		\sim $/$ $/$		
	Index	Register Name	$ \begin{tabular}{c} \hline \\ \hline $	
	0	Left Input Control		
	1	Right Input Control	\sim 1	$1 \sim 1$
	2	Left Aux #1 Input Control		
	3	Right Aux #l Input Control		
	4	Left Aux #2 Input Control		
	5	Right Aux #2 Input Control		
	6	Left DAC Control		
	7	∧Right DA¢ Control		
	8	Data Format		
	9	Interface Configuration		
	10	Pin Control		
	11	Invalid Address		
	12	Miscellaneous Information		
	13	Digital Mix Control		
$\langle \rangle$	14	Invalid Address		
/	15	Invalid Address		
~				

🖓 Figure 6. Index Register Mapping

A detailed description of each of the Index Registers is given below.

IA3:0 Index Register Address. These bits echo the indirect address (written during the previous Control-Word (with the RREQ bit set) of the desired AD1847 Index Register to be readback. Read by the host CPU or D\$P from the AD1847.

IA3:0								
	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0000	LSS1	LSS0	res	res	LIG3	LIG2	LIG1	LIG0
LIG3:0	Left Input Gair +22.5 dB.	n Select. The le	east significant	bit of this 16-	level gain sele	ct represents +	-1.5 dB. Maxii	num gain is
res	Reserved for fu	-					\sim	\searrow
LSS1:0	Left Input Sou	rce Select. The	se bits select th	e input sourc	e for the left g	ain stage prec	eding the left A	DC.
	1 Left Au 2 Left Lin	ne 1 Source Sel axiliary 1 Sourc ne 2 Source Sel ne 1 Post-Mixe	e Selected lected	back Source	Selected			\checkmark
This regis	ter's initial state	after reset is: 0	000 0000 (00ł	ı).				
Right Inr	ut Control/Regi	ister (Index Ad	ldress 1)					
IA3:0	Data 7) Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0001	/ HSST	RS\$0	Thes/	res	RIG3	RIG2	RIG1	RIG0
\smile			\mathbf{X}	\frown		\checkmark		
RIG3:0	Right Input Ga +22.5 dB.			- 1 K	$\mathcal{M}^{\sim} \setminus$	ect represents	+1.5 dB. Max	imum gain i
res	Reserved for fu	-			$\langle h \rangle$			
RSS1:0	Right Input So			the input sour	celfor the righ	nt gain stage p	eceding the tig	ght ADC.
		ine 1 Source S axiliary 1 Sour		\square	\checkmark			
		ine 2 Source S						
		ine 1 Post-Mix		pback Source	e Selected	-	\Box	IL
This roois	ter's initial state	after reset is: (\sim				
1 1112 1 1 2 1 3	ster s mitiai state	alter reset is. c	($\left(\begin{array}{c} \\ \\ \end{array} \right)$				
Ũ	liary #1 Input C	Control Registe	er (Index Addr					
Left Auxi	• -	U U	\wedge	$\langle \checkmark \rangle$	Data 3	Data 2	Data 1	Data (
Left Auxi IA3:0	Data 7	Control Registe Data 6 res	Data 5	Data 4 LX1G4	Data 3 LX1G3	Data 2 LX1G2	Data 1 LX1G1	
Left Auxi IA3:0 0010	Data 7 LMX1	Data 6 res	Data 5 res	Data 4 LX1G4	LX1G3	LX1G2	LX1G1	LX1G0
Left Auxi IA3:0 0010	Data 7	Data 6 res input #1 Gain 5 produces a +12	Data 5 res Select. The lead dB gain. LX10	Data 4 LX1G4 st significant 34:0 = "0100	LX1G3 bit of this 32-l 0" (8 decimal	LX1G2 evel gain/atter	LX1G1 uate select rep	LX1G0 resents -1.5
Left Auxi IA3:0 0010	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p	Data 6 res nput #1 Gain 2 produces a +12 is referred to 2.	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sci	Data 4 LX1G4 St significant 1 34:0 = "0100 ale output lev	LX1G3 bit of this 32-l 0" (8 decimal el.	LX1G2 evel gain/atter	LX1G1 uate select rep	LX1G0 resents -1.5
Left Auxi IA3:0 0010 LX1G4:0	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p -34.5 dB. Gain	Data 6 res nput #1 Gain 5 produces a +12 is referred to 2. ture expansion	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sci . Write zeros (I	Data 4 LX1G4 st significant 34:0 = "0100 ale output lev LO) to all rese	LX1G3 bit of this 32-1 0" (8 decimal el. erved bits.	LX1G2 evel gain/atter) produces 0 d	LX1G1 uate select rep IB gain. Maxin	LX1G0 resents –1.5 num attenua
Left Auxi IA3:0 0010 LX1G4:0 res LMX1	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p -34.5 dB. Gaim Reserved for fu Left Auxiliary #	Data 6 res input #1 Gain 3 produces a +12 is referred to 2. ture expansion #1 Mute. This	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sca . Write zeros (I bit, when set H	Data 4 LX1G4 st significant 1 34:0 = "0100 ale output lev LO) to all rese II, will mute t	LX1G3 bit of this 32-1 0" (8 decimal el. erved bits.	LX1G2 evel gain/atter) produces 0 d	LX1G1 uate select rep IB gain. Maxin	LX1G0 resents –1.5 num attenua
Left Auxi IA3:0 0010 LX1G4:0 res LMX1 This regis	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p -34.5 dB. Gaim Reserved for fu Left Auxiliary # HI after reset.	Data 6 res nput #1 Gain 3 produces a +12 is referred to 2. ture expansion #1 Mute. This after reset is: 1	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sca . Write zeros (1 bit, when set H 000 0000 (80h	Data 4 LX1G4 St significant 1 34:0 = "0100 ale output lev LO) to all rese II, will mute t	LX1G3 bit of this 32-1 0" (8 decimal el. erved bits.	LX1G2 evel gain/atter) produces 0 d	LX1G1 uate select rep IB gain. Maxin	LX1G0 resents –1.5 num attenua
Left Auxi IA3:0 0010 LX1G4:0 res LMX1 This regis	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p -34.5 dB. Gain Reserved for fu Left Auxiliary # HI after reset. ter's initial state	Data 6 res nput #1 Gain 3 produces a +12 is referred to 2. ture expansion #1 Mute. This after reset is: 1	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sca . Write zeros (1 bit, when set H 000 0000 (80h	Data 4 LX1G4 St significant 1 34:0 = "0100 ale output lev LO) to all rese II, will mute t	LX1G3 bit of this 32-1 0" (8 decimal el. erved bits.	LX1G2 evel gain/atter) produces 0 d	LX1G1 uate select rep IB gain. Maxin	LX1G0 resents –1.5 num attenua ource. This b
Left Auxi IA3:0 0010 LX1G4:0 res LMX1 This regis Right Au	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p -34.5 dB. Gain Reserved for fu Left Auxiliary # HI after reset. ter's initial state xiliary #1 Input	Data 6 res nput #1 Gain 3 produces a +12 is referred to 2. ture expansion #1 Mute. This after reset is: 1 Control Regis	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sca . Write zeros (I bit, when set H 000 0000 (80 ter (Index Add	Data 4 LX1G4 St significant 1 34:0 = "0100 ale output lev LO) to all rese II, will mute t h).	LX1G3 bit of this 32-1 0" (8 decimal el. erved bits. he left channe	LX1G2 evel gain/atter) produces 0 o	LX1G1 uate select rep lB gain. Maxin ary #1 input so	num attenua
Left Auxi IA3:0 0010 LX1G4:0 res LMX1 This regis Right Aux IA3:0 0011	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p -34.5 dB. Gain Reserved for fu Left Auxiliary # HI after reset. ter's initial state xiliary #1 Input Data 7	Data 6 res input #1 Gain 5 produces a +12 is referred to 2. ture expansion #1 Mute. This after reset is: 1 Control Regis Data 6 res Input #1 Gain produces a +12	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sca . Write zeros (I bit, when set H 000 0000 (80h ter (Index Ado Data 5 res Select. The lead dB gain. RX10	Data 4LX1G4st significant I $34:0 = "0100$ ale output lev \Box) to all reseII, will mute ta).Iress 3)Data 4RX1G4ast significantG4:0 = "0100	LX1G3 pit of this 32-1 0" (8 decimal el. erved bits. he left channe Data 3 RX1G3 bit of this 32 0" (8 decimal	LX1G2 evel gain/atter) produces 0 o el of the Auxili Data 2 RX1G2 -level gain/atte	LX1G1 uate select rep IB gain. Maxin ary #1 input so Data 1 RX1G1 nuate select re	LX1G0 resents -1.5 num attenua ource. This l Data 0 RX1G0 presents -1.
Left Auxi IA3:0 0010 LX1G4:0 res LMX1 This regis Right Aux IA3:0 0011	Data 7 LMX1 Left Auxiliary I LX1G4:0 = 0 p -34.5 dB. Gain Reserved for fu Left Auxiliary # HI after reset. ter's initial state xiliary #1 Input Data 7 RMX1 Right Auxiliary RX1G4:0 = 0 p	Data 6 res input #1 Gain 3 produces a +12 is referred to 2. ture expansion #1 Mute. This after reset is:-1 Control Regis Data 6 res Unput #1 Gain produces a +12 is referred to 2.	Data 5 res Select. The lead dB gain. LX10 0 V p-p full-sci . Write zeros (I bit, when set H 000 0000 (80h ter (Index Add Data 5 res a Select. The lead dB gain. RX10 0 V p-p full-sci	Data 4LX1G4St significant $34:0 = "0100$ ale output levLO) to all reseII, will mute tal).Itess 3)Data 4RX1G4ast significantG4:0 = "0100ale output lev	LX1G3 Dit of this 32-1 0" (8 decimal el. erved bits. he left channe Data 3 RX1G3 E bit of this 32 00" (8 decimal el.	LX1G2 evel gain/atter) produces 0 o el of the Auxili Data 2 RX1G2 -level gain/atte	LX1G1 uate select rep IB gain. Maxin ary #1 input so Data 1 RX1G1 nuate select re	LX1G0 resents -1.5 num attenua ource. This l Data 0 RX1G0 presents -1.

This register's initial state after reset is: 1000 0000 (80h).

IA3:0 Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 0100 LX2G4 LX2G3 LX2G2 LX2G1 LX2G0 LMX2 res res LX2G4:0 Left Auxiliary #2 Gain Select. The least significant bit of this 32-level gain/attenuate select represents (1.5 dB. LX2G4:0 = 0 produces a +12 dB gain. LX2G4:0 = "01000" (8 decimal) produces 0 dB gain. Maximum attenuation is -34.5 dB. Gains referred to 2.0 V p-p full-scale output level. Reserved for future expansion. Write zeros (LO) to all reserved bits. res Left Auxiliary #2 Mute. This bit, when set HI, will mute the left channel of the Auxiliary #2/input source. This bit is HI LMX2 after reset. This register's initial state after reset is: 1000 0000 (80h). Right Auxiliary #2 Input Control Register (Index Address 5) IA/3:0 7 Data 6 Data 4 Data 3 Data 2 Data 1 Data Data 5 Data 0 0101 kMx2 re res RX2G4 RX2G3 RX2G2 RX2G1 RX2G0 Gain Select. The least significant bit of this 32-level gain/attenuate select represents -1.5 dB. RX2G4:0 Right Auxiliary #2 RX2G4/0 = 0 produces a +12 dB gain $RX2G4/0 = (01000)^{\circ}$ (8 decimal) produces 0 dB gain. Maximum attenuation is -34.5 dB. Gains referred to 20 V p-p full-scale output level Reserved for future expansion. Write zeros (LQ) to all reser ed/bit res RMX2 Right Auxiliary #2 Mute. This bit, when set HI, will mute the right channel of the Auxiliary #2 input source. This bit is HI after reset. This register's initial state after reset is: 1000 0000 (80h). Left DAC Control Register (Index Address 6) IA3:0 Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data_0 LDM LDA5 LDA4 LDA3 LDA2 LDA1 0110 res LDA0

- LDA5:0 Left DAC Attenuate Select. The least significant bit of this 64-level attenuate select represents -1.5 dB. LDA5:0 = 0 produces a 0 dB attenuation. Maximum attenuation is -94.5 dB.
- res Reserved for future expansion. Write zeros (LO) to all reserved bits.
- LDM Left DAC Mute. This bit, when set HI, will mute the left channel output. Auxiliary inputs are muted independently with the Left Auxiliary Input Control Registers. This bit is HI after reset.

This register's initial state after reset is: 1000 0000 (80h).

Left Auxiliary #2 Input Control Register (Index Address 4)

Right DAC Control Register (Index Address 7) 🔇

IA3:0	Data 7	Data 6 Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
0111	RDM	res RDA5	RDA4	RDA3	RDA2	RDA1	RDA0

- RDA5:0 Right DAC Attenuate Select. The least significant bit of this 64-level attenuate select represents -1.5 dB. RDA5:0 = 0 produces a 0 dB attenuation. Maximum attenuation must be at least -94.5 dB.
- res Reserved for future expansion. Write zeros (LO) to all reserved bits.
- RDM Right DAC Mute: This bit, when set HI, will mute the right DAC output. Auxiliary inputs are muted independently with the Right Auxiliary Input Control Registers. This bit is HI after reset.

This register's initial state after reset is: 1000 0000 (80h).

Data Format Register (Index Address 8)

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1000	res	FMT	C/L	S/M	CFS2	CFS1	CFS0	CSL

The contents of this register can NOT be changed except when the AD1847 is in the Mode Change Enable (MCE) state (i.e., the MCE bit in the Control Word is HI). Write attempts to this register when the AD1847 is not in the MCE state will not be successful.

CSL Clock Source Select. This bit selects the clock source to be used for the audio sample rate.

0 XTAL1 (24.576 MHz)

- 1 XTAL2 (16.9344 MHz)
- CFS2:0 Clock Frequency Divide Select. These bits select the audio sample rate frequency. The audio sample rate depends on which clock source is selected and the frequency of the clock source.



Note that the AD1847's internal oscillators can be overdriven by external clock sources at the crystal inputs. This is the configuration used by serial bus slave codecs in daisy-chained multiple codec systems. If an external clock source is applied, it will be divided down by the selected Divide Factor. The external clock need not be at the recommended crystal frequencies.

- S/M Stereo/Mono Select. This bit determines how the audio data streams are formatted. Selecting stereo will result with alternating samples representing left and right audio channels. Mono playback plays the same audio sample on both channels. Mono capture only captures data from the left audio channel.
 - 0 Mono
 - 1 Stereo
- C/L Companded/Linear Select. This bit selects between a linear digital representation of the audio signal or a nonlinear, companded format for all input and output data. The type of linear PCM or the type of companded format is defined by the FMT bits.
 - 0 Linear PCM
 - 1 Companded
- FMT Format Select. This bit defines the format for all digital audio input and output based on the state of the C/L bit.

Linear PCM (C/L = 0) 8-bit unsigned linear PCM 16-bit signed linear PCM

Companded (C/L = 1)

8-bit μ-law companded 8-bit A-law companded

res Reserved for future expansion. Write zeros (LO) to all reserved bits.

This register's initial state after reset is: 0000 0000 (00h).

REV. B

Interface Configuration Register (Index Address 9)

IA3:0 Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 PEN 1001 ACAL res res res res res res PEN Playback Enable. This bit will enable the playback of data in the format selected. PEN may be set and reset without setting the MCE bit. Playback Disabled 0 **Playback Enabled** 1 ACAL Autocalibrate Enable. This bit determines whether the AD1847 performs an autocalibrate when exiting from the Mode Change Enable (MCE) state. If the ACAL bit is not set, the previous autocalibration values are used when returning from the Mode Change Enable (MCE) state and no autocalibration takes place. Autocalibration must be preformed after initial power-up for proper operation. This bit is HI after reset. No autocalibration Λ Autocalibration allowed NOTE The ACAL bit can only be changed when the AD1847 is in the Mode Change Enable (MCE) state. for future expansion. Write zeros (LO) to all reserved bits. Reserved res This register's initial state after reset is: 0000 1000 (08b) Pin Control Register (Index Add ress 10) IA3:0 Data 7 Data 6 Data Data I Data 0 Data 5 **)**ata 3 Data 1010 XCTL1 XCTL0 CLKTS res res res Clock Three-State. If the BM bit is HI, and the CLKTS bit is HI, then the LKQUT pin will be three-stated CLKTS If the BM bit is HI, and the bit CLKTS is LO, then the CLKOUT pin is not three-stated. If the BM bit is I/O, then the CLKOUT pin is always three-stated. XCTL1:0 External Control. The state of these independent bits is reflected on the respective XCTL1 and XCTL0 pins of the AD1847. 0 TTL logic LO on XCTL1, XCTL0 pins 1 TTL logic HI on XCTL1, XCTL0 pins Reserved for future expansion. Write zeros (LO) to all reserved bits. res This register's initial state after reset is: 0000 0000 (00h). **Invalid Address (Index Address 11)** IA3:0 Data 7 Data 6 Data 4 Data 0 Data 5 Data 3 Data 2 Data 1 1011 inval inval inval inval inval inval inval inval

inval Writes to this index address are ignored. Index readback of this index address will return the Status Word.

[A3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1100	FRS	TSSEL	res	res	res	res	res	res
gister are i	1 Trans	<i>ct Serial Data F</i> <i>frame, the char</i> Select. This bit mit on time slo mit on slots 0,	<i>Trame Sync (S.</i> nge is not upda determines w ts 3, 4 and 5. 1 and 2. Used	DFS) boundary ted at the secon which TDM tim Used when Sl	<i>v. If FRS is LO d sample of the</i> ne slots the AI DI and SDO a) <i>(i.e., 32 slots j same frame, bu</i> D1847 should re tied togethe	per frame), and at the first sa transmit on. er (i. c. , "I wir	d either TSSEL imple of the next e ⁷ system).
RS	(1.e., Frame Size. Th	'2-wire" system		time slots ner f	rame	\frown		
	0 Select	s 32 slots per fi	rame (two sar	nples per Íram	e sync or fram	e sync at half	the sample rat	e).
		s 16 slots per fi			•	sync at the sa	mple rate).	
es This regist	Reserved for fu er's initial state a		-		erved bits.			
i nis registe	er s initial state a	ner resort is: 00		I).				
Digital Mit	x Control Regist	ier (Index Add	ress 13)		\sim	\bigcirc		
[A3:0	Data 7	Data 6)Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
1101	DMA5	DMA4	DMA3		DMA1	DMAQ	7 res	DME
	from the ADCs [PEN] is enable the digital mix. the digital mix	ed, i.e., set). If If playback is e	there is a cap	ture overrun, t	hen the last sa	imple captured	l before overru	un will be used
	0 Digita	l mix disabled	(muted)	\sim				
				/ /				
DMA5:0		l mix enabled enuation. Thes						
	1 Digita Digital Mix Att The least signif	l mix enabled enuation. Thes icant bit of this	64-level atte	nuate select re	presents –1.5 o			
res	1 Digita Digital Mix Att	l mix enabled enuation. Thes icant bit of this ture expansion	5 64-level atte . Write zeros	nuate select re (LO) to all res	presents –1.5 o			
es This registe	1 Digita Digital Mix Att The least signif Reserved for fu	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00	5 64-level atte . Write zeros	nuate select re (LO) to all res	presents –1.5 o			
es This registe	1 Digita Digital Mix Att The least signif Reserved for fu er's initial state a	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00	5 64-level atte . Write zeros	nuate select re (LO) to all res	presents –1.5 o			
Invalid Ad	1 Digita Digital Mix Att The least signif Reserved for fu er's initial state a dress (Index Ad	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00 dress 14)	5 64-level atte . Write zeros 00 0000 (001	nuate select re (LO) to all res b.	presents –1.5 e erved bits.	dB. Maximum	attenuation is	s –94.5 dB.
res This registe Invalid Ad IA3:0	1 Digita Digital Mix Att The least signif Reserved for fu er's initial state a dress (Index Ad Data 7	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00 dress 14) Data 6 inval	5 64-level atte . Write zeros 00 0000 (00P Data 5 jnyal	nuate select re (LO) to all res). Data 4 inval	presents –1.5 o erved bits. Data 3 inval	dB. Maximum Data 2 inval	attenuation is Data 1 inval	s –94.5 dB. Data 0 inval
res This registo I nvalid Ad IA3:0 1110 nval	1 Digita Digital Mix Att The least signif Reserved for fu er's initial state a dress (Index Ad Data 7 inval	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00 dress 14) Data 6 inval	5 64-level atte . Write zeros 00 0000 (00P Data 5 jnyal	nuate select re (LO) to all res). Data 4 inval	presents –1.5 o erved bits. Data 3 inval	dB. Maximum Data 2 inval	attenuation is Data 1 inval	s –94.5 dB. Data 0 inval
res This registo (nvalid Ad IA3:0 1110 nval (nvalid Ad	1 Digita Digital Mix Att The least signif Reserved for fu er's initial state a dress (Index Ad Data 7 inval Writes to this in dress (Index Ad	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00 dress 14) Data 6 inval ndex address an dress 15)	5 64-level atte . Write zeros 00 0000 (001 Data 5 inyal reignored. In	nuate select re (LO) to all res b. Data 4 inval dex readback o	presents –1.5 o erved bits. Data 3 inval of this index ac	dB. Maximum Data 2 inval Idress will retu	Data 1 inval irn the Status	s –94.5 dB. Data 0 inval Word.
es This registo nvalid Ad IA3:0 1110 nval nvalid Ad IA3:0	1 Digita Digital Mix Att The least signif Reserved for fu er's initial state a dress (Index Ad Data 7 inval Writes to this in dress (Index Ad Data 7	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00 dress 14) Data 6 inval ndex address an dress 15) Data 6	5 64-level atte . Write zeros 00 0000 (00P Data 5 inyal e ignored. In Data 5	nuate select re (LO) to all res). Data 4 inval dex readback of Data 4	presents –1.5 o erved bits. Data 3 inval of this index ac Data 3	dB. Maximum Data 2 inval Idress will retu Data 2	Data 1 inval irn the Status Data 1	Data 0 inval Word. Data 0
res This registo Invalid Ad IA3:0 1110 nval Invalid Ad	1 Digita Digital Mix Att The least signif Reserved for fu er's initial state a dress (Index Ad Data 7 inval Writes to this in dress (Index Ad	l mix enabled enuation. Thes icant bit of this ture expansion fter reset is: 00 dress 14) Data 6 inval ndex address an dress 15)	5 64-level atte . Write zeros 00 0000 (001 Data 5 inyal reignored. In	nuate select re (LO) to all res b. Data 4 inval dex readback o	presents –1.5 o erved bits. Data 3 inval of this index ac	dB. Maximum Data 2 inval Idress will retu	Data 1 inval irn the Status	s –94.5 dB. Data 0 inval Word.

Serial Data Interface

The AD1847 serial data interface uses a Time Division Multiplex (TDM) scheme that is compatible with DSP serial ports configured in Multi-Channel Mode with either 32 or 16 16-bit time slots. An AD1847 is always the serial bus master, transmitting the serial clock (SCLK) and the serial data frame sync (SDFS). The AD1847 always receives control and playback data in time slots 0, 1 and 2. The AD1847 will transmit status or index register readback and capture data in time slots 0, 1 and 2 if TSSEL = 1, and will transmit status or index register readback and capture data in time slots 0, 1 and 5 if TSSEL = 0. The following table in Figure 7 shows an example of how the time slots might be assigned.

In this example design, which uses the ADSP-21xx DSP, each frame is divided into 32 time slots of 16-bits each (FRS = 0). Two audio samples are contained in the 32 time slots, with a single frame sync (SDFS) at the beginning of the frame. The ADSP-21xx serial port (SPORTO) supports 32 time slots. The format of the first 16 time slots (sample N) is the same as the format of the second 16 time slots (sample N+1). In this example, 24 time slots are used, as indicated below. Note that time slots 12 through 15 and 28 through 31 are unused in this example, and that Figure 7 presumes that TSSEL = 0 ("1-wire" system).

0, 16AD1847AD1847 Control Word1, 17ASICAD1847Left Playback Data2, 18AD1847AD1847 Status Word/3, 19AD1847ASIC4, 20AD1847ASIC5, 21AD1847ASIC0, 16AD1847 Control Word1, 17DSPAD18472, 18AD18473, 19AD18472, 18AD18473, 19AD18474, 20AD18475, 21AD18476, 22AD18477, 23ASIC7, 23ASIC8, 24DSP10, 26DSPASICASIC11, 27ASIC11, 27ASIC11, 27ASIC12Capture Data13ASIC14ASIC15ASIC16ASIC17ASIC17ASIC18ASIC19ASIC10, 26DSP11, 27ASIC11, 27ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC11ASIC12ASIC1314ASIC	Slot Number	Source	Destination	Format	
1, 17ASICAD1847Left Playback Data2, 18Right Playback DataRight Playback Data3, 19AD1847 Status Worl/Index Readback4, 20AD1847ASICLeft Capture Data5, 21AD1847ASICLeft Capture Data0, 16AD1847AD1847Left Playback Data1, 17DSPAD1847Left Playback Data2, 18AD1847Left Playback Data3, 19AD1847Left Playback Data4, 20AD1847DSP4, 20AD1847DSP5, 21AD1847DSP6, 22DSPControl7, 23ASICDSP8, 24DSPLeft Processed9, 25DSPASIC10, 26DSPASIC11, 27ASICLeft Processed11, 27Right Processed			200000	/	_
2, 18Right Playback Data3, 19AD18474, 20AD18475, 21ASIC0, 16AD18471, 17DSP2, 18AD18473, 19AD18472, 18AD18473, 19AD18474, 20AD18475, 21DSPAD1847Left Playback Data3, 19AD18474, 20AD18475, 21DSP4, 20AD18475, 21DSP6, 22DSP7, 23ASIC8, 24DSP9, 25DSP10, 26DSPASICLeft Processed9, 25DSP10, 26DSP11, 27ASIC		ASIC	AD1847		
3, 19AD1847 Status Word/ Index Readback4, 20AD1847ASICLeft Capture Data Right Capture Data0, 16AD1847AD1847Control Word1, 17DSPAD1847Left Playback Data2, 18AD1847Left Playback Data3, 19AD1847Left Capture Data4, 20AD1847DSP4, 20AD1847DSP5, 21Index Readback6, 22DSPLeft Capture Data7, 23ASICDSP8, 24DSPLeft Processed9, 25DSPASIC10, 26DSPASIC11, 27ASICLeft Processed11, 27Right Processed		1010	AD1047	5	
ApproxApproxApproxApprox4, 20AD1847ASICIndex Readback5, 21IndexReadbackLeft Capture Data0, 16AD1847AD1847Left Playback Data1, 17DSPAD1847Left Playback Data2, 18AD1847DSPAD1847 Status Word/3, 19AD1847DSPLeft Capture Data4, 20AD1847DSPLeft Capture Data5, 21AD1847DSPLeft Capture Data6, 22ASICDSPDSP Control7, 23ASICDSPLeft Processed9, 25DSPASICDSP Status10, 26DSPASICLeft Processed11, 27ASICLeft Processed				ë i	
4, 20 5, 21AD1847 AD1847ASICLeft Capture Data Right Capture Data0, 16 1, 17 2, 18AD1847AD1847 Control Word Left Playback Data Right Playback Data3, 19 4, 20 5, 21AD1847DSP4, 20 5, 21AD1847DSP4, 20 5, 21AD1847DSP4, 20 5, 21AD1847DSP5, 21 7, 23ASICDSP6, 22 7, 23ASICDSP7, 23 8, 24ASICDSP9, 25 10, 26DSPASIC11, 27ASICLeft Processed Playback Data Capture Data Right Processed11, 27ASICLeft Processed Playback Data	5, 15			ind to it blattab trona	
5, 21InstantInstantRight Capture Data0, 16AD1847AD1847 Control Word1, 17DSPAD1847Left Playback Data2, 18AD1847Index Readback3, 19AD1847DSP4, 20AD1847DSP5, 21AD1847DSP6, 22DSPASIC7, 23ASICDSP8, 24Index Readback9, 25DSPASIC10, 26DSPASIC11, 27ASICLeft Processed11, 27Right Processed	1 20	101847	ASIC		<
0, 16AD1847 Control Word1, 17DSPAD18472, 18Right Playback Data3, 19AD18474, 20AD18475, 21DSP6, 22DSP7, 23ASIC8, 24DSP9, 25DSP10, 26DSP11, 27ASIC	, -	AD1047	ASIC	· · /	$\overline{}$
1, 17DSPAD1847Left Playback Data Right Playback Data2, 18AD1847Left Playback Data Right Playback Data3, 19AD1847DSP4, 20AD1847DSP5, 21Index Readback Right Capture Data6, 22DSPDSP Control7, 23ASICDSP8, 24Playback Data Right Processed9, 25DSPASIC10, 26DSPASIC11, 27Right Processed	- /			0 1	\sim
2, 18Right Playback Plata3, 19AD18474, 20AD18475, 21DSP6, 22SP7, 23ASIC8, 24DSP9, 25DSP10, 26DSP11, 27ASIC	-, -	DCD	1017		
3, 19AD1847 Status Word/ Index Readback4, 20AD1847DSPLeft Capture Data5, 21Right Capture DataRight Capture Data6, 22DSPDSP Control7, 23ASICDSPLeft Processed8, 24Playback DataRight Processed9, 25DSPASICDSP Status10, 26DSPASICLeft Processed11, 27Right ProcessedRight Processed		DSP	AD1647		
4, 20 5, 21AD1847DSPIndex Readback Left Capture Data Right Capture Data6, 22 7, 23ASICDSPDSP Control Left Processed Playback Data8, 24DSPLeft Processed Playback Data9, 25 10, 26DSPASICDSP Status Capture Data11, 27Kight ProcessedCapture Data Right Processed	· ·				_
4, 20 5, 21AD1847DSPLeft Capture Data Right Capture Data5, 21BSPDSP Control6, 22 7, 23ASICDSP7, 23ASICDSP8, 24Right Processed Playback Data9, 25 10, 26DSPASIC11, 27ASICLeft Processed Capture Data	3, 19				
5, 21Right Capture Data6, 22DSP Control7, 23ASICDSP8, 24Left Processed9, 25Playback Data10, 26DSPASIC11, 27Right Processed			DOD		
6, 22 DSP Control 7, 23 ASIC DSP 8, 24 Left Processed 9, 25 DSP 10, 26 DSP 11, 27 ASIC DSP Control Left Processed Playback Data Playback Data Capture Data Right Processed	, -	AD1847	DSP		
7, 23 ASIC DSP Left Processed 8, 24 Playback Data 9, 25 DSP ASIC 10, 26 DSP ASIC 11, 27 Right Processed				<u> </u>	
8, 24 Playback Data 9, 25 Playback Data 10, 26 DSP 11, 27 Right Processed					/
8, 24 Right Processed 9, 25 DSP Status 10, 26 DSP 11, 27 Right Processed	7, 23	ASIC	DSP		
9, 25 10, 26 11, 27 9, 25 10, 26 10, 26 11, 27 9, 25 ASIC 10 Playback Data DSP Status Capture Data Right Processed					
9, 25 DSP Status 10, 26 DSP 11, 27 Right Processed	8, 24				
10, 26 DSP ASIC Left Processed 11, 27 Right Processed			~	Playback Data	
11, 27 Capture Data Right Processed	9, 25			DSP Status	
11, 27 Right Processed	10, 26	DSP	ASIC	Left Processed	
				Capture Data	
	11, 27			Right Processed	
				U U	

Figure 7. Time Slot Assignment Example

Note that in this "1-wire" system example, the Digital Signal Processor (DSP) and ISA Bus Interface ASIC (ASIC) use the same slots to communicate to the AD1847. This reduces the number of total time slots required and eliminates the need for the AD1847 to distinguish between DSP data and ASIC data. Also, in this example the ASIC and the DSP do not send data to the AD1847 at the same time, so separate slots are unnecessary.

The digital data in the serial interface is pipelined up to 2 samples deep. This pipelining is required to properly resolve the interface between the relatively fast fixed SCLK rate, and the relatively slow sample rates (and therefore frame sync rates) at which the AD1847 is capable of running. At low sample rates, two samples of data can be serviced in a fraction of a sample period. For example, at an 8 kHz sample rate, 32 time slots only consume $32 \times 16 \times (1/12.288 \text{ MHz}) = 41.67 \mu \text{s out of a } 125 \mu \text{s period}$. The two-deep data pipeline thus allows sample overrun (capture) and sample underrun (playback) to be avoided.

Figure 8 represents a logical view of the slot utilization between devices.



Note that this is a system specific 1-wire example. For non-DSP operation, the DSP is either not present or disabled. If the DSP is present, the ASIC configures the DSP through slot 6 (and slot 22) to three-state its outputs in time slots 0, 1 and 2 (and slots 16, 17 and 18). The ASIC can then enable its drivers for time slots 0, 1 and 2 (and slots 16, 17 and 18). For DSP operation, the ASIC three-states its outputs for time slots 0, 1 and 2 (and slots 16, 17 and 18) and enables the DSP drivers for slots 0, 1 and 2 (and slots 16, 17, and 18).

An application note is available from Analog Devices with additional information on interfacing to the AD1847 serial port. This application note can be obtained through your local Analog Devices representative, or downloaded from the DSP Bulletin Board Service at (617) 461-4258 (8 data bits, no parity, 1 stop bit, 300/1200/2400/4600 baud).

Control Word

	Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 9	Data 8
]	CLOR	MCE	RREQ	res	IA3	IA2	IA1	IA0
L. L	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0
]	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATAL	DATA0
Ľ								<u>, </u>
Left Playback Data							$\sum \sum_{i=1}^{n}$	
	Data 15	Data 14	Data 13	Data 12	Data 11	Data 10	Data 0	Data 9
1	DATA15	DATA14	DATA13	DATA12	DATA11 DATA11	DATA10	Data 9 DATA9	Data 8 DATA8
l	Data 7	Data 6	Data 5	Data 4	Data 3	Data/2	Data 1	Data 0
	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
$/ \bigcirc \rangle /^4$		DITINO	DITITIO	DATA	DITINO		Diffini	DITINO
(Right Playback Dat	$\left(\right)$	\frown				\smile		
	Data 15	(Data 14)	Da ta 13	Data 12	Data 11	Data 10	Data 9	Data 8
	DATA15	DATA14	DATATS	RATA12	DATA11	DATA10	DATA9	DATA8
	Data 7	Data 6	Data 5		Data 🔊	Data 2	Data 1	Data 0
	DATA7	DATAG	DATA5	Data 4//		DATA?	DATA1	DATA0
l	Diffin							Dirino
Status Word			\searrow	////		\square	/~/ [
	Data 15	Data 14	Data 13	Data 12	Data H	 	Data 9	Data 8
]	res	res	RREQ	/ res	ID3]D2 /	ID1	IDO
L			ļļ					
	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	J Data/1 し	Data 0
]	Data 7 res	Data 6 res	Data 5	Data 4 ORR0	Data 3 ORL1	Data 2 [/] ORL0	J Data/1 L	Data 0
[×				<u> </u>	
[Index Readback			×				<u> </u>	
[Index Readback	res	res	ORRI	ORR0	ORL1	ORL0	ACI	INIJI
[Index Readback	res Data 15	res Data 14	ORR1 Data 13				ACI Data 9	
[Index Readback	res Data 15 CLOR	res Data 14 MCE	ORR1 Data 13 RREQ	ORR0 Data 12 res	ORL1 Data 11 IA3	ORL0 Data 10 IA2	ACI Data 9 IA1	INIJT Data 8 IA0
[Index Readback [res Data 15	res Data 14	ORR1 Data 13	ORR0	ORL1 Data 11	ORL0 Data 10	ACI Data 9	INIJI Data 8
[Index Readback [res Data 15 CLOR Data 7	res Data 14 MCE Data 6	ORR1 Data 13 RREQ Data 5	ORR0 Data 12 res Data 4	ORL1 Data 11 IA3 Data 3	ORL0 Data 10 IA2 Data 2	ACI Data 9 IA1 Data 1	Data 8 IA0 Data 0
[Index Readback [Left Capture Data	res Data 15 CLOR Data 7	res Data 14 MCE Data 6	ORR1 Data 13 RREQ Data 5	ORR0 Data 12 res Data 4	ORL1 Data 11 IA3 Data 3	ORL0 Data 10 IA2 Data 2	ACI Data 9 IA1 Data 1	INIJT Data 8 IA0 Data 0
[res Data 15 CLOR Data 7 DATA7	res Data 14 MCE ← Data 6 DATA6	ORR1 Data 13 RREQ Data 5 DATA5	ORR0 Data 12 res Data 4 DATA4	ORL1 Data 11 IA3 Data 3 DATA3	ORL0 Data 10 IA2 Data 2 DATA2	ACI Data 9 IA1 Data 1 DATA1	INDT Data 8 IA0 Data 0 DATA0
[res Data 15 CLOR Data 7 DATA7 DATA7	res Data 14 MCE Data 6 DATA6 DATA6 Data 14	ORR1 Data 13 RREQ Data 5 DATA5 DATA5	ORR0 Data 12 res Data 4 DATA4 DATA4	ORL1 Data 11 IA3 Data 3 DATA3 DATA3	ORL0 Data 10 IA2 Data 2 DATA2 DATA2	ACI Data 9 IA1 Data 1 DATA1 DATA1	INT/T Data 8 IA0 Data 0 DATA0 DATA0
[res Data 15 CLOR Data 7 DATA7 DATA7	res Data 14 MCE Data 6 DATA6 DATA6 Data 14 DATA14	ORR1 Data 13 RREQ Data 5 DATA5 DATA5	ORR0 Data 12 res Data 4 DATA4 DATA12	ORL1 Data 11 IA3 Data 3 DATA3 DATA11	ORL0 Data 10 IA2 Data 2 DATA2 DATA10 DATA10	ACI Data 9 IA1 DATA 1 DATA1 DATA9	INT/F Data 8 IA0 Data 0 DATA0 DATA8
[res Data 15 CLOR Data 7 DATA7 DATA7 DATA75 DATA75	res Data 14 MCE Data 6 DATA6 DATA6 DATA14 DATA14 Data 6	ORR1 Data 13 RREQ Data 5 DATA5 DATA5 DATA13 DATA13 DATA 5	ORR0 Data 12 res Data 4 DATA4 DATA4 DATA12 DATA12 DATA 4	ORL1 Data 11 IA3 Data 3 DATA3 DATA11 DATA11 DATA 11 Data 3	ORL0 Data 10 IA2 Data 2 DATA2 DATA2 DATA10 DATA10 DATA10	ACI Data 9 IA1 Data 1 DATA1 DATA1 DATA9 DATA9 DAta 1	INT/T Data 8 IA0 Data 0 DATA0 DATA0 DATA8 DATA8 Data 0
[res Data 15 CLOR Data 7 DATA7 DATA7	res Data 14 MCE Data 6 DATA6 DATA6 Data 14 DATA14	ORR1 Data 13 RREQ Data 5 DATA5 DATA5	ORR0 Data 12 res Data 4 DATA4 DATA12	ORL1 Data 11 IA3 Data 3 DATA3 DATA11	ORL0 Data 10 IA2 Data 2 DATA2 DATA10 DATA10	ACI Data 9 IA1 DATA 1 DATA1 DATA9	INT/F Data 8 IA0 Data 0 DATA0 DATA8
[res Data 15 CLOR Data 7 DATA7 DATA7 DATA7	res Data 14 MCE Data 6 DATA6 DATA6 Data 14 DATA14 DATA14 Data 6	ORR1 Data 13 RREQ Data 5 DATA5 DATA5 DATA13 DATA13 DATA 5	ORR0 Data 12 res Data 4 DATA4 DATA4 DATA12 DATA12 DATA 4	ORL1 Data 11 IA3 Data 3 DATA3 DATA11 DATA11 DATA 11 Data 3	ORL0 Data 10 IA2 Data 2 DATA2 DATA2 DATA10 DATA10 DATA10	ACI Data 9 IA1 Data 1 DATA1 DATA1 DATA9 DATA9 DATA 1	INT/T Data 8 IA0 Data 0 DATA0 DATA0 DATA8 DATA8 Data 0
[Left Capture Data [res Data 15 CLOR Data 7 DATA7 DATA7 DATA15 Data 7 DATA7	res Data 14 MCE Data 6 DATA6 DATA14 DATA14 DATA14 DATA6	ORR1 Data 13 RREQ Data 5 DATA5 DATA5 DATA13 DATA5	ORR0 Data 12 res Data 4 DATA4 DATA4 DATA12 DATA12 DATA4	ORL1 Data 11 IA3 Data 3 DATA3 DATA11 DATA11 DATA13	ORL0 Data 10 IA2 Data 2 DATA2 DATA10 DATA10 DATA10 DATA2	ACI Data 9 IA1 Data 1 DATA1 DATA9 DATA9 DATA 1	INT/T Data 8 IA0 Data 0 DATA0 DATA8 DATA8 DATA0
[Left Capture Data [res Data 15 CLOR Data 7 DATA7 DATA15 Data 7 DATA7 DATA7 DATA7	res Data 14 MCE Data 6 DATA6 DATA6 DATA14 DATA14 DATA14 DATA6 DATA6 DATA6	ORR1 ORR1 Data 13 RREQ Data 5 DATA5 DATA13 DATA13 DATA5 DATA5 DATA5	ORR0 Data 12 res Data 4 DATA4 DATA12 DATA12 DATA4 DATA4 DATA4	ORL1 Data 11 IA3 Data 3 DATA3 DATA11 DATA11 DATA11 DATA3 DATA3	ORL0 Data 10 IA2 Data 2 DATA2 DATA10 DATA10 DATA10 DATA10 DATA2	ACI Data 9 IA1 DATA 1 DATA1 DATA9 DATA 1 DATA 1 DATA 1	INDT Data 8 IA0 Data 0 DATA0 DATA8 DATA8 DATA8 DATA0 DATA0
[Left Capture Data [res Data 15 CLOR Data 7 DATA7 DATA75 DATA75 DATA75 DATA75 Data 15 DATA15	res Data 14 MCE Data 6 DATA6 DATA14 DATA14 DATA14 DATA14 DATA14 DATA14	ORR1 Data 13 RREQ Data 5 DATA5 DATA5 DATA13 DATA13 DATA5 DATA5	ORR0 Data 12 res Data 4 DATA4 DATA4 DATA12 DATA12 DATA4 DATA4 DATA4	ORL1 Data 11 IA3 Data 3 DATA3 DATA11 DATA11 DATA13 DATA3 DATA3	ORL0 Data 10 IA2 Data 2 DATA2 DATA10 DATA10 DATA10 DATA10 DATA12 DATA2	ACI Data 9 IA1 Data 1 DATA1 DATA9 DATA9 DATA 1 DATA 1 DATA 1	INT/F Data 8 IA0 Data 0 DATA0 Data 8 DATA8 Data 0 DATA8 Data 8 DATA0
[Left Capture Data [res Data 15 CLOR Data 7 DATA7 DATA15 Data 7 DATA7 DATA7 DATA7	res Data 14 MCE Data 6 DATA6 DATA6 DATA14 DATA14 DATA14 DATA6 DATA6 DATA6	ORR1 ORR1 Data 13 RREQ Data 5 DATA5 DATA13 DATA13 DATA5 DATA5 DATA5	ORR0 Data 12 res Data 4 DATA4 DATA12 DATA12 DATA4 DATA4 DATA4	ORL1 Data 11 IA3 Data 3 DATA3 DATA11 DATA11 DATA11 DATA3 DATA3	ORL0 Data 10 IA2 Data 2 DATA2 DATA10 DATA10 DATA10 DATA10 DATA2	ACI Data 9 IA1 DATA 1 DATA1 DATA9 DATA 1 DATA 1 DATA 1	INDT Data 8 IA0 Data 0 DATA0 DATA8 DATA8 DATA8 DATA0 DATA0

IA3:0	Data 7	Data 6	Data 5	Data 4	Data 3	Data 2	Data 1	Data 0	Index
0000	LSS1	LSS0	res	res	LIG3	LIG2	LIG1	LIG0	0
0001	RSS1	RSS0	res	res	RIG3	RIG2	RIG1	RIG0	1
0010	LMX1	res	res	LX1G4	LX1G3	LX1G2	LX1G1	LX1G0	2
0011	RMX1	res	res	RX1G4	RX1G3	RX1G2	RX1G1	RX1G0	3
0100	LMX2	res	res	LX2G4	LX2G3	LX2G2	LX2G1	LX2G0	$\langle \mathbf{A} \rangle$
0101	RMX2	res	res	RX2G4	RX2G3	RX2G2	RX2G1	RX2G0	5
0110	LDM	res	LDA5	LDA4	LDA3	LDA2	LDA1	LÐAQ	6
0111	RDM	res	RDA5	RDA4	RDA3	RDA2	RDA1	RDAQ	~ 7
1000	res	FMT	C/L	S/M	CFS2	CFS1	CFS0	(CSL)	8
1001	res	res	res	res	ACAL	res	res	PEN	9
1010	XCTL1	XCTL0	CLKTS	res	res	res	res	res	10
/ 10TT	inval	inval	inval	inval	inval	inval	inval	jinval	11
/1100	FR\$ /	TSSEL	res	res	res	res	res	res	12
(1101	DMA5L		DMA3	DMA2	DMA1	DMA0	res	DME	13
	/inval /	inval	Inval	inval	inval	inval	inval	inval	14
	inval	inval	inval	inval	inval	/ inval	inval	inval	15
	1	-7		1 7		I/7			

Figure 9, Register Map Summary

Control Register Mapping Summary

A detailed map of the control register bit assignments is summarized for reference in Figure 9.

Daisy-Chained Multiple Codecs

Multiple AD1847s can be configured in a daisy-chain system with a single master Codec and one or more slave Codecs. Codecs in a daisy-chained configuration are synchronized at the sample level.

The master and slave AD1847s should be powered-up together. If this is not possible, the slave(s) should power-up before the master Codec, such that the slave(s) are ready when the master starts to drive the serial interface, and a serial data frame sync (SDFS) can synchronize the master and slave(s).

The sample rate for the master and slave(s) should be programmed together. If this is not possible, the slave(s) should be programmed before the master AD1847. A slave AD1847 enters a time-out period after a new sample rate has been selected. During this time-out period, a slave will ignore any activity on the SDFS signal (i.e., frame syncs). There is no software means to determine when a slave has exited from this time-out period and is ready to respond to frame syncs. However, as long as the AD1847 master is driving the serial interface, a frame sync will not occur before the slave Codec(s) are ready.

Note that the time slots for all slave AD1847s must be assigned to those slots which immediately follow the time slots consumed by the master AD1847 so that the TSO (Time Slot Output)/TSI (Time Slot Input) signaling operates properly. For example, in a 2-wire system with one master and one slave, the time slot assignment should be 0, 1, 2-(16) 17, 18) for the master AD1847, and 3, 4, 5 (19, 20, 21) for the slave AD1847.

Figure 10 illustrates the connection between master and slave(s) in a daisy-chained, multiple Codec system. Note that the TSL pin of the master Codec should be tied to digital ground. The XTALT pin of the slaves should be connected to digital ground, and XTALTO pin should be left unconnected, while the XTAL2I pin should be connected to the CLKOUT pin of the AD1847 master, and the XTAL2O pin generates a driven version of the CLKOUT signal applied to the XTAL2I pin.

INITIALIZATION AND PROCEDURES Reset and Power Down

A total reset of the AD1847 is defined as any event which requires both the digital and analog section of the AD1847 to return to a known and stable <u>state</u>. Total reset mode, as well as power down, occurs when the <u>PWRDOWN</u> pin of the AD1847 has been asserted low for minimum power consumption. When the <u>PWRDOWN</u> signal is deasserted, the AD1847 must be calibrated by setting the ACAL bit and exiting from the Mode Change Enable (MCE) state.

The reset occurs, and only resets the digital section of the AD1847, when the RESET pin of the AD1847 has been asserted LO to initialize all registers to known values. See the register definitions for the exact values initialized. The register reset defaults include TSSEL = 0 (1-wire system) and FRS = 0 (32 slots per frame). If the target application requires a 2-wire system design or 16 slots per frame, the AD1847 can be bootstrapped into these configurations.



Figure 10a. One-Wire Daisy-Chained Codec Interconnect



Figure 10b. Two-Wite Daisy-Chained Codec Interconnect To bootstrap into TSSEL = 1 (i.e., 2-wire system design), the host CPU or DSP must transmit to the AD1847 in slot 0 a Control Word with the MCE bit set HI, IA3:0 = "1100" to address the Miscellaneous Information Index Register, and DATA7:0 = "X100 000" to set the TSSEL bit HI. To bootstrap into FRS = 1 (i.e., 16 slots per frame), the host CPU or DSP must transmit to the AD1847 in slot 0 a Control Word with the MCE bit set HI, IA3:0 = "1100" to address the Miscellaneous Information Index Register, and $DATA7:0 = "1X00\ 0000"$ to set the FRS bit HI.

The host CPU or DSP must maintain the MCE bit set HI in slot 16, which is the Control Word of the second sample of the frame, so that the AD1847 does not initiate autocalibration prematurely. At the next frame sync, the AD1847 will be reconfigured.

The AD1847 must be reset after power up. When the RESET signal is deasserted, the AD1847 will autocalibrate when the MCE bit is reset LO (i.e., when exiting the Mode Change Enable state) only if the ACAL bit is set. If the ACAL bit is not set, the previous autocalibration values will be used.

The AD1847 will not function properly unless an autocalibration is performed after power up.

During power down, the serial port digital output pins and the analog output pins take the following states:

SCLK-LO if BM is HI (i.e., bus master), input pin if BM is LO (i.e., bus slave) \diagdown

SDFS-LØ if BM is HI, input pin if BM is LO SDO+three-state

VSO-three-state

CLEOUT-LO if BIN HI, three-state if BM is LO VRF-pulled to inalog ground

L DUT, R OUT pulled to analog ground **Crock Connections and Clock Rates** When the AD1847 is configured as a bus slave (BM = LO)

When the AD1847 is configured as a bus slave (BM = LO), the XTAL1I pin should be connected to digital ground, and the XTAL2I pin should be tied to the CLKOUT of the AD1847 bus master. The XTAL1O and the XTAL2O pins should be left unconnected. When the AD1847 is configured as a bus master (BM = HI), the XTAL1I and the XTAL1O pin should be connected to a 24.576 MHz crystal, and the XTAL2I and XTAL2O pin should be connected to a 16.9344 MHz crystal.

When XTAL1 is selected (by resetting the CSL bit LO in the Data Format Register) as the clock source, the SCLK pin will generated a serial clock at 12.288 MHz (or one half of the crystal frequency applied at XTAL1), and the CLKOUT pin will also generate a clock output at 12.288 MHz when the AD1847 is in bus master mode (BM = HI). When XTAL2 is selected (by setting the CSL bit HI in the Data Format Register) as the clock source, the SCLK pin will generate a serial clock at 11.2896 MHz (or two thirds of the crystal frequency applied at XTAL2), and the CLKOUT pin will generate a clock output at 16.9344 MHz when the AD1847 is in bus master mode (BM = HI). The CLKOUT pin will be three-stated when the AD1847 is placed in bus slave mode (BM = LO).

When the selected frame size is 32 slots per frame (by resetting the FRS bit LO in the Miscellaneous Information Register), the SDFS pin will generate a serial data frame sync at the frequency of the selected sample rate divided by two, when the AD1847 is in bus master mode (BM = HI). When the selected frame size is 16 slots per frame (by setting the FRS bit HI in the Miscellaneous Information Register), the SDFS pin will generate a serial data frame sync at the frequency of the selected sample rate, when the AD1847 is in bus master mode (BM = HI).

When the AD1847 is in bus slave mode (BM = LO), the TSI pin should be connected to the TSO pin of the AD1847 master or slave which has been assigned to the preceding time slots. The signal on the TSO pin is essentially the signal received on the TSI pin, but delayed by 3 or 6 time slots from TSI (depending on the state of TSSEL). The frequency of the transitions on the TSI and TSO lines is equivalent to the frequency on the SDFS pin.

When the AD1847 is in bus master mode (BM = HI), the TSI pin should be connected to digital ground. The signal on the TSO pin is essentially the same as the signal output on the SDFS pin, but delayed by 3 or 6 time slots from SDFS (again, depending on the state of TSSEL).

Mode Change Enable State

The AD1847 must be in the Mode Change Enable (MCE) state before any changes to the ACAL bit of the Interface Configuration Register, the Data Format Register, or the Miscellaneous Information Register/are/allowed. Note that the MCE bit does not have to be reset LO in order for changes to take effect.

Digital Mix

Digital mix is enabled via the DME bit in the Digital Mix Control Register. The digital mix routes the digital data from the ADCs to the DACs. The mix can be digitally attenuated via bits also in the Digital Mix Control Register. The ADC data is summed with the DAC data supplied at the digital bus interface. When digital mix is enabled and the PEN bit is not set, ADC data is summed with zeros to produce the DAC output.

If the sum of the digital mix (ADC output and DAC input from the serial bus interface) is greater than full scale, the AD1847 will send a positive or negative full scale value to the DACs, whichever is appropriate (clipping).

Autocalibration

The AD1847 has the ability to calibrate its ADCs and DACs for greater accuracy by minimizing dc offsets. Autocalibration occurs whenever the AD1847 exits from the Mode Change Enable (MCE) state AND the ACAL bit in the Interface Configuration Register has been set.

The completion of the autocalibration sequence can be deter-) mined by polling the Autocalibration In-Progress (ACI) bit in the Status Word. This bit will be HI while the autocalibration is in progress and LO once autocalibration has completed. The autocalibration sequence will take at least 384 sample periods.

The autocalibration procedure is as follows:

- 1. Mute both left and right AUX1 and ADX2 inputs via the Left Auxiliary Input and Right Auxiliary Input Control Registers.
- 2. Place the AD1847 in the Mode Change Enable (MCE) state using the MCE bit of the AD1847 Control Word. Set the ACAL bit in the Interface Configuration Register.
- 3. Exit from the Mode Change Enable state by resetting the MCE bit.
- 4. Poll the ACI bit in the AD1847 Status Word for a HI (autocalibration in progress), then poll the ACI bit for a LO (autocalibration complete).
- 5. Unmute the AUX inputs, if used.

If ACAL is not set, the AD1847 is muted for 128 sample periods after resetting the MCE bit, and the ACI bit in the Status Word is set HI during this 128 sample periods. Autocalibration must be performed after power-up to ensure proper operation of the AD1847.

Exiting from the MCE state always causes ACI to go HI. If the ACAL bit is set when MCE state is exited, then the ACI bit will be HI for 384 sample periods. If the ACAL bit is reset when MCE is exited, then the ACI bit will be HI for 128 sample periods.

Changing Sample Rates

The internal states of the AD1847 are synchronized by the selected sample frequency defined in the Data Format Register. The changing of either the clock source or the clock frequency divide requires a special sequence for proper AD1847 operation.

1. Mute the outputs of the AD1847 and enter the Mode Change Enable (MCE) state by setting the MCE bit of the AD1847 Control Word.

2. During a single atomic or nondivisible write cycle, change the Clock Frequency Divide Select (CFS) and/or the Clock Source Select (CSL) bits of the Data Format Register to the desired values. CFS and CSL can be programmed in the same Control Word as MCE.

- The IAUT bit in the Status Word will be set HI at the last sample of the next frame to indicate that the serial port will be disabled for a time out period.
- 4. The AD1847 requires a period of time to resynchronize its internal states to the newly selected clock. During this time, the AD1847 will be unable to respond at its serial interface port (i.e., no frame syncs will be generated). The time-out period is $2^{21} \times SCLK \approx 170$ ms after power-up, and ≈ 5 ms for subsequent changes of sample rate.

. Exit the Mode Change Enable state by resetting the MCE bit. Upon exiting the MCE state, an autocalibration of duration 384 sample periods or an output mute of duration 128 sample periods occurs, depending on the state of the ACAL bit.

6. Poll the ACI bit in the AD1847 Status Word for a HI (indicating that autocalibration is in progress) then poll the ACI bit for a LO (indicating that autocalibration has completed). Once the ACI bit has been read back LO, normal operation of the Codec can resume.

The CSL and CFS bits cannot be changed unless the AD1847 is in the Mode Change Enable state (i.e., the MCE bit in the AD1847 Control Word is set). Attempts to change the contents of the Data Format Register without MCE set will result in the write cycle not being recognized (the bits will not be updated).

The MCE bit should not be reset until after the INIT bit in the AD1847 Status Word is detected HI. After the INIT bit is detected HI, the serial port is disabled. When the next frame sync arrives (after the time-out period), all internal clocks are stable and the serial port is ready for normal operation.

DATA FORMAT DEFINITIONS

There are four data formats supported by the AD1847: 16-bit signed, 8-bit unsigned, 8-bit companded μ -law, and 8-bit companded A-law. The AD1847 supports these four formats because each of them have found wide use in important applications.

16-Bit Signed Format

The 16-bit signed format (also called 16-bit twos-complement) is the standard method of representing 16-bit digital audio. This format yields 96 dB of dynamic range and is common in consumer compact disk audio players. This format uses the value – 32768 (8000h) to represent minimum analog amplitude while 32767 (7FFFh) represents maximum analog amplitude. Intermediate values are a linear interpolation between minimum and maximum amplitude values.

8-Bit Companded Formats

The 8-bit companded formats (μ -law and A-law) are used in the telecommunications industry. Both of these formats are used in ISDN communications and workstations; μ -law is the standard for the United States and Japan while A-law is used in Europe. Companded audio allows either 64 dB or 72 dB of dynamic range using only 8-bits per sample. This is accomplished using a nonlinear formula which assigns more digital codes to lower amplitude analog signals at the expense of resolution of higher amplitude signals. The μ -law format of the AD1847 conforms to the Bell System μ = 255 companding law while the A-law format conforms to CCITT "A" law models. Figure 13 shows approximately how both the μ -law and A-law companding schemes behave. Refer to the standards mentioned above for an exact definition.



8-Bit Unsigned Format

The 8-bit unsigned format is commonly used in the personal computer industry. This format delivers 48 dB of dynamic range. The value 0 (00h) is used to represent minimum analog amplitude while 255 (FFh) is used to represent maximum analog amplitude. Intermediate values are a linear interpolation between minimum and maximum amplitude values. The least significant byte of the 16-bit internal data is truncated to create the 8-bit output samples.



Figure 12. 8-Bit Unsigned Format

Figure 13. 8-Bit Companded Format

APPLICATIONS CIRCUITS

The AD1847 Stereo Codec has been designed to require a minimum of external circuitry. The recommended circuits are shown in Figures 14 through 22. Analog Devices estimates that the total cost of all the components shown in these Figures, including crystals, to be less than \$3 in 10,000 quantities.

Industry-standard compact disc "line-levels" are 2 V_{rms} centered around analog ground. (For other audio equipment, "line level" is much more loosely defined.) The AD1847 SoundPort is a +5 V only powered device. Line level voltage swings for the AD1847 are defined to be 1 V_{rms} for a sine wave ADC input and 0.707 V_{rms} for a sine wave DAC output. Thus, 2 V_{rms} input analog signals must be attenuated and either centered around the reference voltage intermediate between 0 V and +5 V or ac-coupled. The V_{REF} pin will be at this intermediate voltage, nominally 2.25 V. It has limited drive but can be used as a voltage datum to an op amp input. Note, however, that dc-coupled inputs are not recommended, as they provide no performance benefits with the AD1847 architecture. Furthermore, dc offset differences between multiple dc-coupled inputs create the potential for "clicks" when changing the input mux selection.

Circuits for 2 V_{rms} line-level inputs and auxiliaries are shown in Figure 14 and Figure 15. Note that these are divide-by-two resistive dividers. The input resistor and 560 pF (1000 pF) capacitor provide the single-pole of antialias filtering required for the ADCs. If line-level inputs are already at the 1 V_{rms} levels expected by the AD1847, the resistors in parallel with the 560 pF (1000 pF) capacitors can be omitted. If the application does not route the AUX2 inputs to the ADCs, then no antialias filtering is required (only the 1 μ F ac coupling capacitor).

0.33 uF L_LINE1 ≶471 0 560pF NPO Figure 17. Line Output Connections 0.33 μF A circuit for headphone drive is illustrated in Figure 18. Drive is -O R_LINE1 R_LINE2 supplied by +5 V operational amps. The circuit shown ac couples the headphones to the line output. 18 201 470uF Figur ine-Lev put Circuit for Line Inputs O HEADPHONE I FFT SSM2135 3.3k **470**μF L AUX **O HEADPHONE** 1000pF рят с 1.3k RIGHI NPO 18k 1uF R AUX1 Headphone Drive Cdnnectidns -0 R AUX2 1000pF Figure 19 illustrates reference by passing. REFT should only be 4.3k connected to its bypass capacitors. V_{REF} O VREFI O Figure 15. 2 Vrms Line-Level Input Circuit for AUX Inputs 1**0**μF

Figure 16 illustrates one example of how an electret condenser microphone requiring phantom power could be connected to the AD1847. V_{REF} is shown buffered by an op amp; a transistor like a 2N4124 will also work well for this purpose. Note that if a battery-powered microphone is used, the buffer and R2s are not needed. The values of R1, R2, and C should be chosen in light of the mic characteristics and intended gain. Typical values for these might be R1 = 20 k Ω , R2 = 2 k Ω , and C = 220 pF.



Figure 16. "Phantom-Powered" Microphone Input Circuit

Figure 17 shows ac-coupled line outputs. The resistors are used to center the output signals around analog ground. If dc-coupling is desired, V_{REF} could be used with op amps as mentioned previously.





Figure 20 illustrates signal-path filtering capacitors, L_FILT and R_FILT. The AD1847 must use 1.0 μ F capacitors. The 1.0 μ F capacitors required by the AD1847 can be of any type.



Figure 20. External Filter Capacitor Connections

The crystals shown in the crystal connection circuitry of Figure 21 should be fundamental-mode and parallel-tuned. Two sources for the exact crystals specified are Component Marketing Services in Massachusetts, U.S. at 617/762-4339 and Cardinal Components in New Jersey, U.S. at 201/746-0333. Note that using the exact data sheet frequencies is not required and that external clock sources can be used to overdrive the AD1847s internal oscillators. (See the description of the CFS2:0 control bits above.) If using an external clock source, apply it to the crystal input pins while leaving the crystal output pins unconnected. Attention should be paid to providing low-jitter external input clocks .



Good, standard engineering practices should be applied for power-supply decoupling. Decoupling capacitors should be placed as close as possible to package pins. If a separate analog power supply is not available, the circuit shown in Figure 22 is recommended when using a single +5 V supply. Ferrite beads suffice for the inductors shown. This circuitry should be as close to the supply pins as is practical.



Figure 22. Recommended Power Supply Bypassing



Analog Devices recommends a split ground plane as shown in Figure 23. The analog plane and the digital plane are connected directly under the AD1847. Splitting the ground plane directly under the SoundPort Codec is optimal because analog pins will be located directly above the analog ground plane and digital pins will be located directly above the digital ground plane for the best isolation. The digital and analog grounds should be tied together in the vicinity of the AD1847. Other schemes may also yield satisfactory results. If the split ground plane recommended here is not possible, the AD1847 should be entirely over the analog ground plane with the ASIC and DSP over the digital plane.



FREQUENCY RESPONSE PLOTS



Figure 25. AD1847 Analog-to-Digital Frequency Response -Transition Band (Full-Scale Line-Level Inputs, 0 dB Gain)

Figure 27. AD1847 Digital-to-Analog Frequency Response –Transition Band (Full-Scale Inputs, 0 dB Attenuation)







INDEX	PAGE
PRODUCT OVERVIEW	1
AD1847 SPECIFICATIONS	2
ORDERING GUIDE	5
PINOUTS	5
PIN DESCRIPTIONS	6
AUDIO FUNCTIONAL DESCRIPTION	7
PIN DESCRIPTIONS AUDIO FUNCTIONAL DESCRIPTION Analog Inputs Analog Mixing Analog-to-Digital Datapath Digital-to-Analog Datapath	7
Analog Mixing	7
Analog-to-Digital Datapath	7
Digital-to-Analog Datapath	7
Digital Mixing	8
Analog Outputs	8
Digital Data Types	8
Digital Data Types	8
Clocks and Sample Rates	8
CONTROL REGISTERS	9
Control Register Mapping	9
Control Word	
Left/Right Playback/Capture Data	10
Status, Word	: 11
Index Readback	
Indirect Mapped Registers	12
Keft Input Control Register	13
Right Input Control Register	13
Left Auxiliary #1 Input Control Register	13
Right Auxiliary #1 Input Control Register	$1 \cdot 13$
Left Auxiliary #2 Input Control Register	$\begin{array}{c} 1 \\ 1 \\ 14 \end{array}$
Right Auxiliary #2 Input Control Register	<u>14</u>
Left DAC Control Register	14
Left DAC Control Register	
Data Format Register	- 157
Interface Configuration Register	16
Pin Control Register	
Invalid Address	
Miscellaneous Information Register	
Digital Mix Control Register	17
Digital Mix Control Register	17
Serial Data Interface	
Control Register Mapping Summary	
Daisy-Chained Multiple Codecs	
INITIALIZATION AND PROCEDURES	21
Reset and Power Down	
Clock Connections and Clock Rates	21
Mode Change Enable State	
Digital Mix	22
Autocalibration	
Changing Sample Rates	22
DATA FORMAT DEFINITIONS	23
16-Bit Signed Format	
8-Bit Unsigned Format	22
8-Bit Companded Formats	
APPLICATIONS CIRCUITS	
FREQUENCY RESPONSE PLOTS	26
FINING DIAGRAMS	
OUTLINE DIMENSIONS	···· ~~/ 28
	0

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.

PRINTED IN U.S.A.