
# Agilent HDCS-1020, HDCS-2020 CMOS Image Sensors

**Data Sheet** 







## **Description**

The HDCS-1020 and HDCS-2020 CMOS Image Sensors capture high quality, low noise images while consuming very low power. These parts integrate a highly sensitive active pixel photodiode array with timing control and onboard A/D conversion. Available in either VGA (640 x 480) or CIF (352 x 288) resolution image arrays, the devices are ideally suited for a wide variety of applications.

The HDCS-2020 and HDCS-1020, when coupled with Agilent's HDCP family of image processors, provide a complete imaging system to enable rapid end-product development. Designed for low-cost consumer electronic applications, the HDCS-2020 and HDCS-1020 sensors deliver unparalleled performance for mainstream imaging applications.

HDCS-2020 (VGA) and HDCS-1020 (CIF) are CMOS active pixel image sensors with integrated A/D conversion and full timing control. They provide random access of sensor pixels, which allows windowing and panning capabilities. The sensor is designed for video conferencing applications and still image capabilities. The HDCS family

achieves excellent image quality with very low dark current, high sensitivity, and superior antiblooming characteristics. The devices operate from a single DC bias voltage, are easy to configure and control, and feature low power consumption.

#### **Programmable Features**

- Programmable window size ranging from the full array down to a 4x4 pixel window
- Programmable panning capability which allows a specified window (minimum 4x4 pixels) to be located anywhere on the sensor array
- Integrated programmable gain amplifiers with independent gain control for each color (R, G, B)
- Internal register set programmable via either the UART or synchronous serial interface
- Integrated timing controller with rolling electronic shutter, row/ column addressing, and operating mode selection with programmable exposure control, frame rate, and data rate
- Programmable horizontal, vertical, and shutter synchronization signals
- Programmable horizontal and vertical blanking intervals

#### **Key Specifications and Features**

- Available in two image array sizes:
   VGA (640 x 480) and CIF (352 x 288)
- RGB Bayer color filter array
- Independent X and Y sub-sampling modes (2:1 each) providing up to a 4X frame rate increase
- HDCS-1020 Full frame video rate at 8 bit resolution: 30 fps CIF at 32 MHz and 25.8 fps at 25 MHz
- HDCS-2020 Full frame video rates at 10 bit resolution: 15 fps VGA at 25 MHz
- Still image capability
- Mechanical shutter and external flash mode
- Low power modes
- Shadow gain and exposure registers
- Integrated analog to digital converters: HDCS-2020 (10 bit), HDCS-1020 (8 bit)
- Automatic subtraction of column fixed pattern noise
- Integrated voltage references
- Digital image data output via 8 bit (HDCS-1020) and 10 bit (HDCS-2020) synchronous parallel interface or serial interface

#### **Applications**

- Digital still cameras
- PC cameras
- Handheld computers
- Cellular phones
- Notebook computers
- Tovs



#### Introduction to Sensor Use

The sensor acts as a normal CMOS digital device from the outside. Internal circuits are a combination of sensitive analog and timing circuits. Therefore, the designer must pay attention to the PC board layout and power supply design. Writing to registers via an I<sup>2</sup>C compatible two-wire interface provides control of the sensor. Sensor data is normally output via an 8 or 10 bit parallel interface (serial data output is also available). Once the registers are programmed the sensor is selfclocking and all timing is internally generated. On chip programmable amplifiers provide a way to separately adjust the red green and blue pixels for a good white balance. Analog to digital conversion is also on chip and 8 or 10 bit digital data is output. A data ready pulse follows each valid pixel output. An end of row signal follows each row and an end of frame signal follows each frame.

#### **PCB Layout**

Analog Vdd and analog ground need to be routed separately from digital Vdd and digital ground. Noisy circuits or ICs should not be placed on the opposite side of the PC board. Heat producing circuits such as microprocessors or LCD displays should not be placed next to or opposite from the sensor to reduce noise in the image.

#### **Power Supply**

The sensor operates at 3.3 VDC. There are two power supplies for the sensor, analog Vdd and digital Vdd. The two supplies and grounds must be kept separate. Two separate regulators provide the best isolation. Any noise on the analog supply will result in noise in the image. Analog and digital ground should be tied together at a single point of lowest impedance and noise.

#### **Master Clock**

The part requires a 50% duty cycle master clock. Maximum clock/rates are 25 MHz for HDCS 2020 and 32 MHz for HDCS 1020.

#### Reset

A hard reset is required before the sensor will function properly. Once the master clock is running, assert nRST\_nSTBY for 40 clock cycles.

# Register Communication

Communication (read/write) to the sensor registers is via a two wire serial interface—either a synchronous I<sup>2</sup>C compatible or half duplex UART (9600 baud default). nTristate (pin 15 HDCS-1020 only) must be pulled high for normal operation. The HDCS-2020 does not have nTristate.

#### **Parallel Data Output**

8 or 10 bit parallel data is output from the sensor. A data ready line (DRDY) is asserted when the data is valid. The sensor acts as a master in the way it outputs data. There is no flow control or data received handshake. Once the RUN bit (CONTROL register) is set, the image processor must be ready to accept data at the sensor rate and when the data is presented.

# **Serial Data Output**

and D1 (the lower two bits of the parallel data port) act as a two wire serial interface.

#### Handshaking

At the end of one row of data, the nROW line is asserted. At the end of one frame of data, the nFRAME\_nSYNC line is asserted.

#### Registers

The following is a table of sample register settings. These values are a good starting point.




Table 1. Register Set Declaration.

Register Name	Mnemonic	Address (hex)	Sample Value (hex)
Identifications Register	IDENT	0x00	
Status Register	STATUS	0x01	0x7F
Interrupt Mask Register	IMASK	0x02	0x00
Pad Control Register	PCTRL	0x03	0x03
Pad Drive Control Register	PDRV	0x04	0x00
Interface Control Register	ICTRL	0x05	0x20
Interface Timing Register	ITMG	0x06	0x00
Baud Fraction Register	BFRAC	0x07	0x00
Baud Rate Register	BRATE	0x08	0x00 <
ADC Control Register	ADCCTRL	0x09	0x08
First Window Row Register	FWROW	0x0A	0x00
First Window Column Register	FWCOL	0x0B	0x07
Last Window Row Register	LWROW	0x0C	Ox79
Last Window Column Register	LWCOL	0x0D	0xA8
Timing Control Register	TCTRL	ØxQE /	0x04
PGA Gain Register: Green	ERECPGA	0x0F	0x00
PGA Gain Register: Red	EROCPGA	0x10	0x00
PGA Gain Register: Blue	ORECPGA	0x11	0x00
PGA Gain Register: Green	OROCPGA	0x12	0x00
Row Exposure Low Register	ROWEXPL	0x13	0x00
Row Exposure High Register	ROWEXPH	0x14	0x02
Sub-Row Exposure Register	SROWEXP	Ox15	0x00
Error Control Register	ERROR	0x16	0x00
Interface Timing 2 Register	ITMG2	0x17	0x4B
Interface Control 2 Register	ICTRL2	0x18	0x00
Horizontal Blank Register	HBLANK	0x19	0x00
Vertical Blank Register	VBLANK <	0x1A	0x00
Configuration Register	CONFIG	0x1B	0x0C
Control Register	CONTROL	0x1C	0x04
Reserved		0x1D	_
Reserved		0x1E	_
Reserved		0x1F	_
Reserved	7/	0x20	_

#### **Setting Exposure and Gain**

The exposure of an image is a function of the exposure and gain registers. Exposure sets the length of time each pixel integrates the light (shutter speed). Gain settings allow pixel values to be amplified. Gain values from 1x to 40x are allowed, but higher gain settings amplify noise (much like higher ISO film speeds are grainier). It is best to use the lower gain settings for better images. Gains from 1x to 10x are generally recommended.

Note there are two green gain registers listed in Table 2, one for the odd number row green pixels and one for the even number row green pixels. The green color filters can be slightly different between rows and this allows finetuning. Using the same gain setting for both green registers is usually enough. Since the blue channel is not as sensitive, using blue gains approximately double that of red and green will allow the A/D full range on all three channels.

Using a MacBeth Color Checker is a good way to judge exposure and color balance. A good raw image will have a good grey scale (the bottom patches on the chart). Gain settings should be adjusted so the red, green, and blue values are equal on any one grey patch. After setting gain, the exposure registers should be adjusted for a good exposure. There are three exposure registers; see Table 3.

Table 2.

Register Name	Mnemonic	Address (hex)
PGA Gain Register: Green	ERECPGA	0x0F
PGA Gain Register: Red	EROCPGA	0x10
PGA Gain Register: Blue	ORECPGA	0x11
PGA Gain Register: Green	OROCPGA	0x12

Table 3.

Register Name	Mnemonic Address (hex)
Row Exposure Low Register	ROWEXPL 0x13
Row Exposure High Register	ROWEXPH 0x14
Sub-Row Exposure Register	SROWEXP 0x15

The row exposure high register (upper 8 bits) and row exposure low register (lower 8 bits) act as a single 16 bit register. This 16 bit register sets the integration time (shutter speed) of the sensor. The sub-row exposure register is used for very small changes to exposure and allow fine-tuning for exact shutter speeds.

Proper exposure will result in black values near 0x00 and white values near 0xFF (assuming 8 bits). All six grey patches on the MacBeth chart should have different average intensity values in the image.) If the two brightest patches both appear white then the exposure is too long. If the two darkest patches both appear black then the exposure is too short. Remember that the raw image does not have gamma correction applied yet. The final grey scale image needs to be evaluated after gamma correction.


# **Image Processing**

The raw data from the sensor requires image processing before a digital image is ready for viewing. Some standard steps of image processing are as follows:

- 1. Defective pixel correction
- 2. Lens flare subtraction
- 3. Auto-exposure
- 4. Auto-white balance
- 5. Color filter array interpolation (demosaic)
- 6. Color correction (3x3 matrix)
- 7. Gamma correction
- 8. Color space correction (3x3 matrix)
- 9. Data compression

Image processing is not part of the sensor and must be supplied separately. Image processors that are compatible with these sensors are available from Agilent Technologies (HDCP-2000, HDCP-2010).

#### **Typical Application**



3.6 V

3.6 V

1/3"

-5° to +65°C

-40° to +125°C

150 mW operating, 150  $\mu$ W standby

200 mW operating, 3.3 mW standby

 $3.6\,\mathrm{V}$ 

3.6 V

1/4"

-5° to +65°C

-40° to +125°C

150 mW operating, 150  $\mu$ W standby

200 mW operating, 3.3 mW standby

#### Notes:

1. Specified over complete pixel area

Absolute Max. Power Supply Voltage

Power Consumption (typical)

Power Consumption (max)

Operating Temperature


Storage Temperature

**Optical Format** 

Absolute Max. DC Input Voltage (any pin)

- 2. Measured at unity gain
- 3. Measured at 555 nm
- 4. Excludes dark current shot noise

## **HDCS Sensor Top Level Block Diagram**



# **HDCS-2020 Pin Description**

Pkg Pins	Signal Name	Туре	Description
23	IMODE1	Input	If = 1, Half duplex UART slave interface mode If = 0, Synchronous serial slave interface mode
24	IMODE0	Input	Always = 0
7	CLK	Input	System Clock
25	nRST_nSTBY	Input	Active low system reset input and stand-by mode input
31, 32, 1, 8, 9, 10, 13, 14, 15, 16	Data 9, Data 8, Data 1, Data 0	Output	Parallel digitized pixel data out
6	DRDY	Output	Data valid for parallel digitized pixel data out
30	SDATA_TxD	Input/output open drain	Serial output data
29	SCLK_RxD	Input	Transfer clock/ serial data input
21	nFRAME_nSYNC	Output	Signals end of frame
26	nROW	Output	Signals end of rew
22	nIRQ_nCC	Output	Programmable interrupt request
17, 11, 4	VDD	VDD	Digital power supply
18, 12, 5	GND	GND /	Digital ground
28	PVDD	PVDD \	Array power supply
20, 3	AVDD	AVDD	Analog power supply
19, 2, 27	AGND	AGND	Analog, array, and substrate ground
			<u> </u>


# **HDCS-1020 Pin Description**

Pkg Pins (Location)	Signal Name	Туре	Description
23	IMODE1	Input	If = 1, Half duplex UART slave interface mode If = 0, Synchronous serial slave interface mode
24	IMODE0	Imput	Always = 0
7	CLK	Input	System Clock
25	nRST_nSTBY	Input	Active low system reset input and stand-by mode input
31, 32, 1, 8, 9, 10, 13, 14	Data 7, Data 6, Da	ata 1, Data 0 Output	Parallel digitized pixel data out
6	DRDY	Output	Data valid for parallel digitized pixel data out
30	SDATA_TxD	Input/output open drain	Serial output data
29	SCLK_RxD	Input	Transfer clock/serial data input
21	pFRAME_nSYNC	Output	Signals end of frame
26	nROW	Output	Signals end of row
22 <	nlag_qcc	Output	Programmable interrupt request
17, 11, 4	VBD	VDD	Digital power supply
18, 12, 5	GND	GND	Digital ground
28	PVDD	PVDD	Array power supply
20, 3	AVDD	AVDD	Analog power supply
19, 2, 27	AGND	AGND	Analog, array, and substrate ground
15	nTRISTATE	Input	Disables sensor tristate mode
16	NC	NC	No connect

## **Packaging**

# **General Package Specs**

- 32 J-leads (8 per side)
- Package dimensions, optical center shown in diagram below



www.semiconductor.agilent.com

Data subject to change. Copyright © 2001 Agilent Technologies, Inc. February 20, 2001 5988-2026EN

