


# Intelligent +3.0V to +5.5V RS-232 Transceivers

- Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply
- Interoperable with EIA/TIA-232 and adheres to EIA/TIA-562 down to a +2.7V power source
- AUTO ON-LINE<sup>®</sup> circuitry automatically wakes up from a 1µA shutdown
- Minimum 120Kbps data rate under load
- Regulated Charge Pump Yields Stable RS-232 Outputs Regardless of V<sub>cc</sub> Variations
- ESD Specifications: <u>+</u>2kV Human Body Model



### DESCRIPTION

The **SP3223** and **SP3243** products are RS-232 transceiver solutions intended for portable or hand-held applications such as notebook and palmtop computers. The **SP3223** and **SP3243** use an internal high-efficiency, charge pump power supply that requires only 0.1 $\mu$ F capacitors in 3.3V operation. This charge pump and **Sipex's** driver architecture allow the **SP3223**/**SP3243** series to deliver compliant RS-232 performance from a single power supply ranging from +3.3V to +5.0V. The **SP3223** is a 2-driver/2-receiver device, and the **SP3243** is a 3-driver/5-receiver device ideal for laptop/notebook computer and PDA applications. The **SP3243** includes one complementary receiver that remains alert to monitor an external device's Ring Indicate signal while the device is shutdown.

The AUTO ON-LINE<sup>®</sup> feature allows the device to automatically "wake-up" during a shutdown state when an RS-232 cable is connected and a connected peripheral is turned on. Otherwise, the device automatically shuts itself down drawing less than  $1\mu$ A.

# SELECTION TABLE

Device Power Supplies	RS-232 Drivers	RS-232 Receivers	External Components	AUTO ON-LINE® Circuitry	TTL 3-State	No. of Pins
SP3223 +3.0V to +5.5V	2	2	4 capacitors	YES	YES	20
SP3243 +3.0V to +5.5V	3	5	4 capacitors	YES	YES	28

Applicable U.S. Patents - 5,306,954; and other patents pending.

#### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

V <sub>cc</sub>	0.3V to +6.0V
V+ (NOTE 1)	0.3V to +7.0V
V- (NOTE 1)	+0.3V to -7.0V
V+ +  V-  (NOTE 1)	
$I_{cc}$ (DC $V_{cc}$ or GND current)	<u>+</u> 100mA
Input Voltages	
TxIN, ONLINE,	
SHUTDOWN, EN (SP3223)	0.3V to +6.0V
RxIN	<u>+</u> 15V
Output Voltages	
TxOUT	<u>+</u> 15V
RXOUT, STATUS	0.3V to $(V_{cc} + 0.3V)$
Short-Circuit Duration	
TxOUT	Continuous
Storage Temperature	
<b>o</b> .	

NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

#### SPECIFICATIONS

Unless otherwise noted, the following specifications apply for  $V_{CC} \neq +3.0 \forall$  to  $\pm 5.5 V$  with  $T_{AMB} = T_{MIN}$  to  $T_{MAX}$ . Typical values apply at  $V_{CC} = +3.3 V$  or +5.0 V and  $T_{AMB} = 25^{\circ} Q$ .

PARAMETER	MIN.	түр. 🤇	MAX.	UNITS	CONDITIONS
DC CHARACTERISTICS Supply Current, AUTO ON-LINE®	<	1.0	)o	μΑ	$\frac{\text{All RxIN open, ONLINE}}{\text{SHUTDOWN} = V_{cc}, \text{TxIN=V}_{cc} \text{ or}}$ $\text{GND,V}_{cc} = +3.3\text{V}, \text{T}_{AMB} = +25^{\circ}\text{ C}$
Supply Current, Shutdown		1.0	10	μΑ	$\overline{\text{SHUTDOWN}} = \text{GND, TxIN=V}_{\text{CC}} \text{ or} \\ \text{GND, V}_{\text{CC}} = +3.3\text{V}, \text{T}_{\text{AMB}} = +25^{\circ} \text{ C}$
Supply Current, AUTO ON-LINE <sup>®</sup> Disabled		0.3	1.0	mA	$\overline{\text{ONLINE}} = \overline{\text{SHUTDOWN}} = V_{\text{CC}},$ no load, $V_{\text{CC}} = +3.3\text{V}, T_{\text{AMB}} = +25^{\circ}\text{ C}$
LOGIC INPUTS AND RECEIVE		тѕ			
Input Logic Threshold LOW HIGH	2.0		0.8	V	$\frac{V_{cc}}{EN} = +3.3V \text{ or } +5.0V, \text{ TxIN},$ $\frac{EN (SP3223)}{SHUTDOWN}$
Input Leakage Current	>	±0.01	±1.0	μΑ	TxIN, $\overline{EN}$ , $\overline{ONLINE}$ , $\overline{SHUTDOWN}$ , T <sub>AMB</sub> = +25° C
Output Leakage Current		±0.05	±10	μΑ	Receivers disabled
Output Voltage LOW			0.4	V	I <sub>out</sub> = 1.6mA
Output Voltage HIGH	V <sub>cc</sub> - 0.6	V <sub>cc</sub> - 0.1		V	I <sub>out</sub> = -1.0mA

#### Power Dissipation per package

28-pin PDIP (derate 16.0mW/°C above+70°C).....1300mW 20-pin SSOP (derate 9.25mW/°C above +70°C)....750mW 20-pin TSSOP (derate 11.1mW/°C above +70°C)...900mW 28-pin SOIC (derate 12.7mW/°C above +70°C)...1000mW 28-pin SSOP (derate 11.2mW/°C above +70°C)....900mW

**SPECIFICATIONS (continued)** Unless otherwise noted, the following specifications apply for  $V_{cc} = +3.0V$  to +5.5V with  $T_{AMB} = T_{MIN}$  to  $T_{MAX}$ . Typical values apply at  $V_{cc} = +3.3V$  or +5.0V and  $T_{AMB} = 25^{\circ}C$ .

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER OUTPUTS					
Output Voltage Swing	±5.0	±5.4		V	All driver outputs loaded with $3K\Omega$ to GND, $T_{AMB} = +25^{\circ}C$
Output Resistance	300			Ω	$V_{cc} = V + = V - = 0V, V_{out} = \pm 2V$
Output Short-Circuit Current		±35 ±70	±60 ±100	mA	$V_{OUT} = 0V$ $V_{OUT} = \pm 15V$
Output Leakage Current			±25	μΑ	$V_{cc} = 0V \text{ pr}(3.0V \text{ to } 5.5V,$ $V_{out} = \pm 12V$ , Drivers disabled
RECEIVER INPUTS					
Input Voltage Range	-15		15	V	<u>^</u>
Input Threshold LOW	0.6	1.2		V	$V_{cc} = 3.3V$
Input Threshold LOW	0.8	1.5			V <sub>cc</sub> ≠5.0V
Input Threshold HIGH		1.5	2.4	V.	V <sub>cc</sub> = 3.3V
Input Threshold HIGH		1.8	2.4	Nr	$V_{cc} = 5.0V$
Input Hysteresis		0.3			
Input Resistance	3	5	7	kΩ	
AUTO ON-LINE® CIRCUITRY CI	ARACTER			= GND, S	SHUTDOWN = V <sub>cc</sub> )
STATUS Output Voltage LOW		<	0.4	V	I <sub>OUT</sub> = 1.6mA
STATUS Output Voltage HIGH	V <sub>cc</sub> _0.6		/	V	I <sub>OUT</sub> = -1.0mA
Receiver Threshold to Drivers Enabled $(t_{\text{ONLINE}})$		200		μS	Figure 15
Receiver Positive or Negative Threshold to STATUS HIGH $(t_{STSH})$		0.5		μS	Figure 15
Receiver Posi <u>tive or Negative</u> Threshold to STATUS LOW (t <sub>STSL</sub> )	$\Diamond$	20		μS	Figure 15


### **SPECIFICATIONS (continued)**


Unless otherwise noted, the following specifications apply for  $V_{CC} = +3.0V$  to +5.5V with  $T_{AMB} = T_{MIN}$  to  $T_{MAX}$ . Typical values apply at  $V_{CC} = +3.3V$  or +5.0V and  $T_{AMB} = 25^{\circ}C$ .


PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TIMING CHARACTERISTICS					
Maximum Data Rate	120	235		kbps	$R_{L} = 3K\Omega, C_{L} = 1000 pF$ , one priver active
Receiver Propagation Delay $$t_{\rm PHL}$ \\ $t_{\rm PLH}$$		0.3 0.3		μs	Receiver input to Receiver output, $C_L = 150 pF$
Receiver Output Enable Time		200		ns	Normal operation (
Receiver Output Disable Time		200		ns	Normal operation
Driver Skew		100	500	ns	$  t_{PHL} - t_{PLH}  $ , $T_{AMB} = 25^{\circ}C$
Receiver Skew		200	1000	ns	
Transition-Region Slew Rate			30	V/µs	$V_{cc}$ =3.4V, R <sub>L</sub> = 3KΩ, T <sub>AMB</sub> = 25°C, measurements taken from -3.0V to +3.0V or +3.0V to -3.0V

#### TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for  $V_{cc} = +3.3V$ , 120Kbps data rate, all drivers loaded with  $3K\Omega$ ,  $0.1\mu$ F charge pump capacitors, and  $T_{AMP} \neq 25^{\circ}$ C.











Figure 2. Slew Rate VS. Load Capacitance for the SP3223

#### **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

Unless otherwise noted, the following performance characteristics apply for  $V_{cc} = +3.3V$ , 120Kbps data rate, all drivers loaded with 3K $\Omega$ , 0.1 $\mu$ F charge pump capacitors, and  $T_{AMB} = +25^{\circ}$ C.



	EUNCTION	PIN NUMBER		
NAME	FUNCTION	SP3223	SP3243	
EN	Receiver Enable. Apply logic LOW for normal operation. Apply logic HIGH to disable the receiver outputs (high-Z state).	1		
C1+	Positive terminal of the voltage doubler charge-pump capacitor.	2 <	28	
V+	Regulated +5.5V output generated by the charge pump.	3	27	
C1-	Negative terminal of the voltage doubler charge-pump capacitor.	4	24	
C2+	Positive terminal of the inverting charge-pump capacitor.	5	1	
C2-	Negative terminal of the inverting charge-pump capacitor.	6	2	
V-	Regulated -5.5V output generated by the charge pump.		3	
R₁IN	RS-232 receiver input.	16	4	
R <sub>2</sub> IN	RS-232 receiver input.	9	5	
R₃IN	RS-232 receiver input.	-	6	
R <sub>4</sub> IN	RS-232 receiver input.	-	7	
R <sub>5</sub> IN	RS-232 receiver input.	-	8	
R <sub>1</sub> OUT	TTL/CMOS receiver output.	15	19	
R <sub>2</sub> OUT	TTL/CMOS receiver output.	10	18	
R <sub>2</sub> OUT	Non-inverting receiver-2 output, active in shutdown.	-	20	
R₃OUT	TTL/CMOS receiver output.	-	17	
R <sub>4</sub> OUT	TTL/CMOS receiver output.	-	16	
R₅OUT	TTL/CMOS receiver output.	-	15	
STATUS	TTL/CMOS Output indicating online and shutdown status.	11	21	
T₁IN	TTL/CMOS driver input	13	14	
T <sub>2</sub> IN	TTL/CMOS driver input.	12	13	
T <sub>3</sub> IN	TTL/CMOS driver input.	-	12	
ONLINE	Apply logic HIGH to override <i>AUTO ON-LINE</i> circuitry keeping drivers active (SHUTDOWN must also be logic HIGH, refer to Table 2).	14	23	
T₁OUT	RS-232 driver output.	17	9	
T <sub>2</sub> OUT	RS-232 driver output.	8	10	
T <sub>3</sub> OUT	RS-232 driver output.	-	11	
GND	Ground	18	25	
Xcc	+3.0V/to +5.5V supply voltage.	19	26	
SHUTDOWN	Apply logic LOW to shut down <u>drivers and charge pump</u> . This overrides all AUTO ON-LINE <sup>®</sup> circuitry and ONLINE (refer to Table 2).	20	22	

Table 1. Device Pin Description




Figure 8 SP3243 Pinout Configuration




Figure 9. SP3223 Typical Operating Circuit




Figure 10. SP3243 Typical Operating Circuit

#### DESCRIPTION

The **SP3223** and **SP3243** transceivers meet the EIA/TIA-232 and ITU-T V.28/V.24 communication protocols and can be implemented in battery-powered, portable, or hand-held applications such as notebook or palmtop computers. The **SP3223** and **SP3243** devices feature **Sipex's** proprietary and patented (U.S.-- 5,306,954) onboard charge pump circuitry that generates  $\pm 5.5$ V RS-232 voltage levels from a single +3.0V to +5.5V power supply. The **SP3223** and **SP3243** devices can operate at a typical data rate of 235kbps fully loaded.

The **SP3223** is a 2-driver/2-receiver device, and the **SP3243** is a 3-driver/5-receiver device ideal for portable or hand-held applications. The **SP3243** includes one complementary always-active receiver that can monitor an external device (such as a modem) in shutdown. This aids in protecting the UART or serial controller IC by preventing forward biasing of the protection diodes where  $V_{cc}$  may be disconnected.




Figure 11 Interface Circuitry Controlled by Microprocessor Supervisory Circuit

The **SP3223** and **SP3243** series is an ideal choice for power sensitive designs. The **SP3223** and **SP3243** devices feature *AUTO ON-LINE* circuitry which reduces the power supply drain to a 1µA supply current. In many portable or hand-held applications, an RS-232 cable can be disconnected or a connected peripheral can be turned off. Under these conditions, the internal charge pump and the drivers will be shut down. Otherwise, the system automatically comes online. This feature allows design engineers to address power saving concerns without major design changes.

# THEORY OF OPERATION

The **SP3223** and **SP3243** series is made up of four basic/circuit blocks:

1. Drivers, 2. Receivers, 3. the Sipex proprietary charge pump, and 4. *AUTO ON-LINE*<sup>®</sup> circuitry.

# Drivers

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to 5.0V EIA/ TIA-232 levels with an inverted sense relative to the input logic levels. Typically, the RS-232 output voltage swing is  $\pm$ 5.4V with no load and  $\pm$ 5V minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. These drivers comply with the EIA-TIA-232F and all previous RS-232 versions. Unused driver inputs should be connected to GND or V<sub>cc</sub>.

The drivers can guarantee a data rate of 120Kbps fully loaded with  $3K\Omega$  in parallel with 1000pF, ensuring compatibility with PC-to-PC communication software.

The slew rate of the driver output is internally limited to a maximum of  $30V/\mu s$  in order to meet the EIA standards (EIA RS-232D 2.1.7, Paragraph 5). The transition of the loaded output from HIGH to LOW also meets the monotonicity requirements of the standard.

DEVICE: SP3223							
SHUTDOWN	EN	T <sub>x</sub> OUT	R <sub>x</sub> OUT				
0	0	High Z	Active				
0	1	High Z	High Z				
1	0	Active	Active				
1	1	Active	High Z				
DEVICE: SP3243							
SHUTDOWN	T <sub>x</sub> OUT	R <sub>x</sub> OUT	R <sub>2</sub> OUT				
0	High Z	High Z	Active				
1	Active	Active	Active				

Table 2. SHUTDOWN and EN Truth TablesNote: In AUTO ON-LINE® Mode where ONLINE =GND and SHUTDOWN =  $V_{CO}$  the device will shut downif there is no activity present at the Receiver inputs.

*Figure 12* shows a loopback test circuit used to test the RS-232 Drivers. *Figure 13* shows the test results of the loopback circuit with all three drivers active (SP3243) at 120Kbps with typical RS-232 loads in parallel with 1000pF capacitors. *Figure 14* shows the test results where one driver was active at 235Kbps and all three drivers loaded with an RS-232 receiver in parallel with a 1000pF capacitor. A solid RS-232 data trans-




Figure 13. Loopback Test Circuit Result at 120Kbps (All Drivers Fully Loaded)






Figure 12. Loopback Test Circuit for RS-232 Driver Data Transmission Rates

mission rate of 120Kbps provides compatibility with many designs in personal computer peripherals and LAN applications.

#### Receivers

The receivers convert  $\pm 5.0V$  EIA/TIA-232 levels to TTL or CMOS logic output levels. Receivers have an inverting output that can be disabled by using the EN pin.





Receivers are active when the *AUTO ON-LINE*<sup>®</sup> circuitry is enabled or when in shutdown. During the shutdown, the receivers will continue to be active. If there is no activity present at the receivers for a period longer than 100µs or when SHUTDOWN is enabled, the device goes into a standby mode where the circuit draws 1µA. Driving EN to a logic HIGH forces the outputs of the receivers into high-impedance. The truth table logic of the **SP3223** and **SP3243** driver and receiver outputs can be found in *Table 2*.

The **SP3243** includes an additional non-inverting receiver with an output  $\overline{R_2OUT}$ .  $\overline{R_2OUT}$  is an extra output that remains active and monitors activity while the other receiver outputs are forced into high impedance. This allows Ring Indicator (RI) from a peripheral to be monitored without forward biasing the TTL/CMOS inputs of the other devices connected to the receiver outputs.

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, an internal 5KΩ pulldown resistor to ground will commit the output of the receiver to a HIGH state.

#### Charge Pump

The charge pump is a **Sipex**-patented design (U.S. 5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses a four-phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages 5.5V regardless of the input voltage (Verter + 3.0V to +5.5V range. This is important to maintain compliant RS-232 levels regardless of power supply fluctuations.



The charge pump operates in a discontinuous mode using an internal oscillator. If the output voltages are less than a magnitude of 5.5V, the charge pump is enabled. If the output voltages exceed a magnitude of 5.5V, the charge pump is disabled. This oscillator controls the four-phases of the voltage shifting. A description of each phase follows.

#### Phase 1



—  $V_{ss}$  charge storage — During this phase of the clock cycle, the positive side of eapacitors  $C_1$  and  $C_2$  are initially charged to  $V_{CC}$ .  $C_1^+$  is then switched to GND and the charge in  $C_1^-$  is transferred to  $C_2^-$ . Since  $C_2^+$  is connected to  $V_{CC}$ , the voltage potential across capacitor  $C_2$  is now 2 times  $V_{CC}$ .

**Phase 2** —  $V_{SS}$  transfer — Phase two of the clock connects the negative terminal of  $C_2$  to the  $V_{SS}$ storage capacitor and the positive terminal of  $C_2$ to GND. This transfers a negative generated voltage to  $C_3$ . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to  $C_3$ , the positive side of capacitor  $C_1$  is switched to  $V_{CC}$  and the negative side is connected to GND.


#### Phase 3

—  $V_{DD}$  charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C<sub>1</sub> produces –V<sub>CC</sub> in the negative terminal of C<sub>1</sub>, which is applied to the negative side of capacitor C<sub>2</sub>. Since C<sub>2</sub><sup>+</sup> is at V<sub>CC</sub>, the voltage potential across C<sub>2</sub> is 2 times V<sub>CC</sub>.

#### Phase 4

 $-V_{DD}$  transfer — The fourth phase of the clock connects the negative terminal of C<sub>2</sub> to GND, and transfers this positive generated voltage across C<sub>2</sub> to C<sub>4</sub>, the V<sub>DD</sub> storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to C<sub>4</sub>, the positive side of capacitor C<sub>1</sub> is switched to V<sub>CC</sub> and the negative side is connected to GND, allowing the charge pump cycle to begin again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present. Since both V<sup>+</sup> and V<sup>-</sup> are separately generated from V<sub>CC</sub>, in a no–load condition V<sup>+</sup> and V<sup>-</sup> will be symmetrical. Older charge pump approaches that generate V<sup>-</sup> from V<sup>+</sup> will show a decrease in the magnitude of V<sup>-</sup> compared to V<sup>+</sup> due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as  $0.1\mu$ F with a 16V breakdown voltage rating.








Figure 20. Charge Pump — Phase 4










Figure 22. Circuit for the connectivity of the SP3243 with a DB-9 connector

RS-232 SIGNAL AT RECEIVER INPUT	SHUTDOWN INPUT		STATUS OUTPUT	TRANSCEIVER STATUS
YES	HIGH	LOW	HIGH	Normal Operation (AUTO ON-LINE®)
NO	HIGH	HIGH	LOW	Normal Operation
NO	HIGH	LOW	LOW	(AUTO ON-LINE®)
YES	LOW	HIGH/LOW	HIGH	Shutdown
NO	LOW	HIGH/LOW	LOW	Shutdown








Figure 24. Stage II of AUTO ON-LINE® Circuitry

#### **AUTO ON-LINE® Circuitry**

The **SP3223** and **SP3243** devices have a patent pending **AUTO ON-LINE**<sup>®</sup> circuitry on board that saves power in applications such as laptop computers, palmtop (PDA) computers, and other portable systems.

The SP3223 and SP3243 devices incorporate an AUTO ON-LINE<sup>®</sup> circuit that automatically enables itself when the external transmitters are enabled and the cable is connected. Conversely, the AUTO ON-LINE® circuit also disables most of the internal circuitry when the device is not being used and goes into a standby mode where the device typically draws 1µA. This function can also be externally controlled by the ONLINE pin. When this pin is tied to a logic LOW, the AUTO ON-LINE® function is active. Once active, the device is enabled until there is no activity on the receiver inputs. The receiver input typically sees at least  $\pm 3V$ , which are generated from the transmitters at the other end of the cable with a  $\pm 5V$  minimum. When the external transmitters are disabled or the cable is disconnected, the receiver inputs will be pulled down by their internal  $5k\Omega$  resistors to ground. When this occurs over a period of time, the internal transmitters will be disabled and the device goes into a shutdown or standy mode. When ONLINE is HIGH, the AUTO ON-LINE mode is disabled.

The AUTO ON-LINE® circuit has two stages: 1) Inactive Detection 2) Accumulated Delay

The first stage, shown in *Figure 23*, detects an inactive input. A logic FIGH is asserted on  $R_x$ INACT if the cabe is disconnected or the external transmitters are disabled. Otherwise,  $R_x$ INACT will be at a logic LOW. This circuit is duplicated for each of the other receivers.



The second stage of the AUTO ON-LINE<sup>®</sup> circuitry, shown in *Figure 24*, processes all the receiver's  $R_x$ INACT signals with an accumulated delay that disables the device to a 1µA supply current.

The STATUS pin goes to a logic LOW when the cable is disconnected, the external transmitters are disabled, or the SHUTDOWN pin is invoked. The typical accumulated delay is around 20µs.

When the **SP3223** and **SP3243** drivers or internal charge pump are disabled, the supply current is reduced to  $1\mu$ A. This can commonly occur in hand-held or portable applications where the RS-232 cable is disconnected or the RS-232 drivers of the connected peripheral are turned off.

The AUTO ON-LINE® mode can be disabled by the SHUTDOWN pin. If this pin is a logic LOW, the AUTO ON-LINE® function will not operate regardless of the logic state of the ONLINE pin. *Table 3* summarizes the logic of the AUTO ON-LINE® operating modes. The truth table logic of the SP3223 and SP3243 driver and receiver outputs can be found in *Table 2*.

The **STATUS** pin outputs a logic LOW signal if the device is shutdown. This pin goes to a logic HIGH when the external transmitters are enabled and the cable is connected.

When the **SP3223** and **SP3243** devices are shut down, the charge pumps are turned off. V+ charge pump output decays to  $V_{cc}$ , the V- output decays to GND. The decay time will depend on the size of capacitors used for the charge pump. Once in shutdown, the time required to exit the shut down state and have valid V+ and V- levels is typically 200µs.

For easy programming, the STATUS can be used to indicate DTR or a Ring Indicator signal. Tying ONLINE and SHUTDOWN together will bypass the **AUTO ON-LINE**<sup>®</sup> circuitry so this connection acts like a shutdown input pin.


#### ESD TOLERANCE


The **SP3223/3243** series incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients.

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of


this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 25*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

For the Human Body Model, the current limiting resistor ( $R_s$ ) and the source capacitor ( $C_s$ ) are 1.5k $\Omega$  and 100pF, respectively.







Rev. 6/30/03



Α	0.068/0.078 (1.73/1.99)	0.068/0.078 (1.73/1.99)	0.068/0.078 (1.73/1.99)	0.068/0.078 (1.73/1.99)	
A1	0.002/0.008 (0.05/0.21)	0.002/0.008 (0.05/0.21)	0.002/0.008 (0.05/0.21)	0.002/0.008 (0.05/0.21)	
В	0.010/0.015 (0.25/0.38)	0.010/0.015 (0.25/0.38)	0.010/0.015 (0.25/0.38)	0.010/0.015 (0.25/0.38)	
D	0.239/0.249 (6.07/6.33)	0.278/0.289 (7.07/7.33)	0.317/0.328 (8.07/8.33)	0.397/0.407 (10.07/10.33)	
Ε	0.205/0.212 (5.20/5.38)	0.205/0.212 (5.20/5.38)	0.205/0.212 (5.20/5.38)	0.205/0.212 (5.20/5.38)	
e	0.0256 BSC (0.65 BSC)	0.0256 BSC (0.65 BSC)	0.0256 BSC (0.65 BSC)	0.0256 BSC (0.65 BSC)	
Н	0.301/0.311 (7.65/7.90)	0.301/0.311 (7.65/7.90)	0.301/0.311 (7.65/7.90)	0.301/0.311 (7.65/7.90)	
L	0.022/0.037 (0.55/0.95)	0.022/0.037 (0.55/0.95)	0.022/0.037 (0.55/0.95)	0.022/0.037 (0.55/0.95)	
Ø	0°/8° (0°/8°)	0°/8° (0°/8°)	0°/8° (0°/8°)	0°/8° (0°/8°)	





# **ORDERING INFORMATION**

Model	Temperature Range	Package Types
SP3223CP		20-pin PDIP
SP3223CA	$ 0^{\circ}C \text{ to } +70^{\circ}C \cdot \cdot$	. 20-pin SSOR
SP3223CY		. 20-pin TSSOR
SP3223EP		20 pin PDIP
SP3223EA		20-pin SSQP
SP3223EY		· 20-pin_TSSOP
SP3243CT	$\cdots$	
SP3243CA		(
SP3243ET		28-pin Wide SOIC
SP3243EA		28-pin SSOP
		$\langle \rangle$

Please consult the factory for pricing and availability on a Tape-On-Reel option.



#### Sipex Corporation

#### Headquarters and Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

#### Sales Office

22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.