May 1992

54LS161A/DM54LS161A/DM74LS161A, 54LS163A/DM54LS163A/DM74LS163A Synchronous 4-Bit Binary Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The LS161A and LS163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. The clear function for the LS161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the LS163A is synchronous; and a low level at the clear inputs sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs

The carry look-ahead circuitry provides for cascading coun-

ters for n-bit synchronous applications without additional

gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output.


Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive clascaded stages. High-to-low level transitions at the enable P or T inputs may occur, regardless of the logic level-of the clock.

These counters feature a fully independent clock circuit. Changes made to control inputs (enable P or T or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be distated solely by the conditions meeting the stable set-up and hold times.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical propagation time, clock to Q output 14 ns
- Typical clock frequency 32 MHz
- Typical power dissipation 93 mW
- Alternate Military/Aerospace device (54LS161, 54LS163) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Numbers 54LS161ADMQB, 54LS161AFMQB, 54LS161ALMQB, 54LS163ADMQB, 54LS163AFMQB, 54LS163ALMQB, DM54LS161AJ, DM54LS161AW, DM54LS163AJ, DM54LS163AW, DM74LS161AM, DM74LS161AN, DM74LS163AN or DM74LS163AN See NS Package Number E20A, J16A, M16A, N16E or W16A

995 National Semiconductor Corporation TL/F/63

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

DM54LS and 54LS $-55^{\circ}\text{C to} + 125^{\circ}\text{C}$ DM74LS $0^{\circ}\text{C to} + 70^{\circ}\text{C}$

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54LS161A			DM74LS161A			Units
			Min	Nom	Max	Min	Nom	Max	Oliks
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	⟨\v
V _{IH}	High Level Input	Voltage	2			2) /v
V _{IL}	Low Level Input	Voltage			0.7			0.8	/ v
Іон	High Level Outpo	ut Current			-0.4			-0.4	mA
l _{OL}	Low Level Outpu	ıt Current			4			8	mA
f _{CLK}	Clock Frequency	(Note 1)	0		25	0 <	١		MHz
	Clock Frequency	(Note 2)	0		20	9/	\ .	20	MHz
t _W	Pulse Width (Note 1)	Clock	20	6		₹ 26 \	6/		ns
		Clear	20	9		20	\ \/9/		113
	Pulse Width	Clock	25			25			ns
	(Note 2)	Clear	25			25	>		
tsu	Setup Time (Note 1)	Data	20	8		20	8		
		Enable P	25	17		25	17		ns
		Load	25	15 /		25	15		
	Setup Time	Data	20			20			
	(Note 2)	Enable P	30			30			ns
		Load	30			30			
t_{H}	Hold Time	Data	o /	-3		0	-3		ns
	(Note 1)	Others	(0)	3		0	-3		110
	Hold Time	Data	5			5			ns
	(Note 2)	Others	5			5			113
t _{REL}	Clear Release Ti	Clear Release Time (Note 1)		b)		20			ns
	Clear Release Ti	Clear Release Time (Note 2)				25			ns
T _A	Free Air Operatir	ng Temperature	-55		125	0		70	ô

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5.5$ V. Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5.5$ V.

'LS161 Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V_{OH}	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74	2.7	3.4		
V_{OL}	Low Level Output	V _{CC} = Min, I _{OL} = Max	DM54		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	(d.4	
II	Input Current @ Max	V _{CC} = Max	Enable T			0.2	//
	Input Voltage	Voltage $V_I = 7V$	Clock			0,2	mA
			Load			0.2	
			Others			Ø.1/	
I _{IH}	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	Enable T			40	
			Clock			40	μΑ
			Load			40	<i> </i>
			Others		\bigcirc	20	
I _{IL}	Low Level Input	V _{CC} = Max	Enable T		\rightarrow	-0.8	
	Current	$V_I = 0.4V$	Clock		//	-0.8	mA.
			Load	\ \ \		-0.8	
			Others			-0.4	
Ios	Short Circuit	V _{CC} = Max	DM54)+20		-100	mA
	Output Current	(Note 2)	DM74			-100	, (
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			18	31	mA
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)			19	32	mA

Note 1: All typicals are at $V_{CC}=5V$, $T_A=25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 4: I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

'LS161 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		5 (1)					
Symbol	Parameter	From (Input) To (Output)	C _L = 15 pF		C _L = 50 pF		Units
		(Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency	>	25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		25		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		30		38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load High)		22		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load High)		27		38	ns

'LS161 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load) (Continued)

		F (1						
Symbol	Parameter	From (Input) To (Output)	$C_L = 15 pF$		$C_L = 50 pF$		Units	
		(0.44.4)	Min	Max	Min	Max		
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load Low)		24		30	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load Low)		27		38	ns	
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		14		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		15		27	ns	
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		28		45	ŋs	

Recommended Operating Conditions

Symbol	Parameter		DM54LS163A				Units		
Зупівої			Min	Nom	Max	Min /	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4,75/	5 ^	5.25	V
V _{IH}	High Level Input	Voltage	2			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$(\ \)$	Ì	V
V _{IL}	Low Level Input	Voltage			0.7	/	$\setminus V /$	0.8	V
loh	High Level Outpo	ut Current			-0,4			-0.4	mA
l _{OL}	Low Level Outpu	ut Current			4 (1	>	8	mA
f _{CLK}	Clock Frequency	(Note 1)	0		25	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		25	MHz
	Clock Frequency	(Note 2)	0		/20	0		20	MHz
t_{W}	Pulse Width	Clock	20	6	/	20	6		ns
	(Note 1)	Clear	20	9 </td <td></td> <td>20</td> <td>9</td> <td></td> <td></td>		20	9		
	Pulse Width (Note 2)	Clock	25			25			ns
		Clear	25			25			113
t _{SU}	Setup Time (Note 1)	Data	20	8		20	8		
		Enable P	25	17		25	17		ns
		Load	25	15		25	15		
	Setup Time	Data	20			20			
	(Note 2)	Enable P	30	7)		30			ns
		Load	30			30			
t _H	Hold Time	Data	0	-3		0	-3		ns
	(Note 1)	Others	> 0	-3		0	-3		113
	Hold Time	Data	5			5			ne
	(Note 2)	Others	5			5			ns
t _{REL}	Clear Release Ti	Clear Release Time (Note 1)				20			ns
	Clear Release Ti	Clear Release Time (Note 2)				25			ns
T _A	Free Air Operation	ng Temperature	-55		125	0		70	°C

Note 1: $C_L = 15 \text{ pF}$, $R_L = 2 \text{ km}$, $T_A = 25 \text{ C}$ and $V_{CC} = 5 \text{ V}$. Note 2: $C_L = 50 \text{ pF}$, $R_L = 2 \text{ km}$, $T_A = 25 \text{ C}$ and $V_{CC} = 5 \text{ V}$.

'LS163 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		(')
V_{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54		0.25	0.4	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74		0.35	0,5	\W\
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$	DM74		0.25	(0.4	
I _I	Input Current @ Max	V _{CC} = Max	Enable T			0.2	<i>[]</i>
	Input Voltage	$V_I = 7V$	Clock, Clear			0.2	mA
			Load			\(\sqrt{\oldsymbol{0.2}}\)	
			Others			0,1	
I _{IH}	High Level Input	V _{CC} = Max	Enable T			40	
	Current	V _I = 2.7V	Load			40	μΑ
			Clock, Clear			40	μ, τ
			Others		\Diamond	20	
I _{IL}	Low Level Input	V _{CC} = Max	Enable T /			-0.8	
	Current	$V_I = 0.4V$	Clock, Clear			-0.8	mA
			Load	$ \ \ \rangle$		-0.8] ""\
			Others			-0.4	
los	Short Circuit	V _{CC} = Max	DM54	20		-100	mA
	Output Current	(Note 2)	DM,74	-20		-100	"
Іссн	Supply Current with Outputs High	V _{CC} = Max (Note 3)			18	31	mA
I _{CCL}	Supply Current with Outputs Low	V _{CC} = Max (Note 4)	7		18	32	mA

Note 1: All typicals are at $V_{CC}=5V$, $\overline{T_A}=25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CCH} is measured with the load high, then again with the load low, with all other inputs high and all outputs open.

Note 4: I_{CCL} is measured with the clock input high, then again with the slock input low, with all other inputs low and all outputs open.

'LS163 Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


		From (Input)					
Symbol	Parameter	To (Output)	C _L = 15 pF		$C_L = 50 pF$		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	>	25		20		MHz
t _{PLH}	Propagation Detay Time Low to High Level Output	Clock to Ripple Carry		25		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		30		38	ns
t _{PLH}	Propagation Delay Time	Clock to Any Q (Load High)		22		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load High)		27		38	ns

'LS163 Switching Characteristics at $V_{CC}=5V$ and $T_A=25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load) (Continued)

		From (Input)					
Symbol	Parameter	To (Output)	C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q (Load Low)		24		30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q (Load Low)		27		38	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		14		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		15		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q (Note 1)		28		45	ŋs

Note 1: The propagation delay clear to output is measured from the clock input transition.

Logic Diagram




The LS161A is similar, however, the clear buffer is connected directly to the flip flops.

TL/F/6397-2

Parameter Measurement Information

Switching Time Waveforms




 \leq 50%, Z $_{OUT}\approx$ 50 $\Omega,\,t_{f}\leq$ 10 ns, $t_{f}\leq$ 10 ns. Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty, Vary PRR to measure $f_{\mbox{\scriptsize MAX}}$.

Note B: Outputs Q_D and carry are tested at t_{n+16} where t_n is the bit time when all outputs are low.

Note C: $V_{REF} = 1.5V$.

Switching Time Waveforms





TL/F/6397-3


Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$, $t_f \leq 6$ ns, $t_f \leq 6$ ns. Vary PRR to measure t_{MAX} .


Note B: Enable P and enable T setup times are measured at t_{n+0} .


Note C: $V_{REF} = 1.3V$.












NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WEITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

This datasheet has been download from:

 $\underline{www.datasheet catalog.com}$

