

MAX 7000

Programmable Logic Device Family

June 2003, ver. 6.6

Data Sheet

Features...

- High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture
- 5.0-V in-system programmability (ISP) through the built in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices
 - ISP circuitry compatible with IEEE Std. 1532
- Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices
- Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells
- Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2)
- 5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect)
- PCI-compliant devices available

For information on in-system programmable 3.3-V MAX 7000A or 2.5-V MAX 7000B devices, see the MAX 7000A Programmable Logic Device Family Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.

	<i>x 7000 Demo</i>						
Feature	EPM7032	EPM7064	ЕРМ7096	EPM7128E	EPM7160E	EPM7192E	EPM7256E
Usable	600	1,250	1,800	2,500	3,200	3,750	5,000
gates							
Macrocells	32	64	<96	128	160	192	256
Logic array	2	4	6	8	10	12	16
blocks	\sim	\sim					
Maximum	36	68	76	100	104	124	164
user I/O pins		\overline{A}					
t _{PD} (ns)	6	<u> </u>	7.5	7.5	10	12	12
t _{SU} (ns)	50	> 5	6	6	7	7	7
t _{FSU} (ns)	25	2.5	3	3	3	3	3
t _{CO1} (ns)	$\langle \langle 4 \rangle$	4	4.5	4.5	5	6	6
f _{CNT} (MHz)	151,5	151.5	125.0	125.0	100.0	90.9	90.9

Table 1. MAX 7000 Device Features 🔨

Altera Corporation

Feature	7000S Device F	EPM7064S	EPM7128S	EPM7160S	EPM7192S	EPM7256S
Usable gates	600	1,250	2,500	3,200	3,750 /	5,000
Macrocells	32	64	128	160	192 (256
Logic array blocks	2	4	8	10	12	16
Maximum user I/O pins	36	68	100	104	124 <	164
t _{PD} (ns)	5	5	6	6	7.5	7.5
t _{SU} (ns)	2.9	2.9	3.4	3.4	4.1	3.9
t _{FSU} (ns)	2.5	2.5	2.5	2.5	3	3
t _{CO1} (ns)	3.2	3.2	4	3.9	_4.7	4.7
f _{CNT} (MHz)	175.4	175.4	147.1	149\3	125.0	128.2

...and More Features

- Open-drain output option in MAX 7000\$ devices
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- 44 to 208 pins available in plastic J-lead chip carrier (PLCC), ceramic pin-grid array (PGA), plastic quad flat pack (PQFP), power quad flat pack (RQFP), and 1.0-mm thin quad flat pack (TQFP) packages
- Programmable security bit for protection of proprietary designs
 - 3.3-V or 5.0-V operation
 - MultiVolt^{+M}I/O interface operation, allowing devices to interface with 3.3-V or 5.0-V devices (MultiVolt I/O operation is not available in 44-pin packages)
 - Pin compatible with low-voltage MAX 7000A and MAX 7000B devices

Enhanced features available in MAX 7000E and MAX 7000S devices

- Six pin- or logic-driven output enable signals
- Two global clock signals with optional inversion
- > Enhanced interconnect resources for improved routability
- Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
- Programmable output slew-rate control

Software design support and automatic place-and-route provided by Altera's development system for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest
- Programming support
 - Altera's Master Programming Unit (MPU) and programming hardware from third-party manufacturers program all MAX 7000 devices
 - The BitBlaster[™] serial download cable, ByteBlaster[™]
 parallel port download cable, and Master Blaster[™]
 serial/universal serial bus (USB) download cable program MAX
 7000S devices

General Description The MAX 7000 family of high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX 7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2. See Table 3 for available speed grades.

Device			Speed Grade									
	-5	-6	-7	(-(10P) -10	-12P	-12	-15	-15T	-20		
EPM7032		~	✓<	\sim			 	 	\checkmark			
EPM7032S	~	\checkmark	~		~							
EPM7064		\checkmark	\checkmark	\sum	~		\checkmark	~				
EPM7064S	~	\checkmark	\checkmark		~							
EPM7096			~	$\langle \rangle$	~		~	~				
EPM7128E			\checkmark	\checkmark	~		~	 		✓		
EPM7128S		$\langle \checkmark$	\sim		~			~				
EPM7160E	\langle	\sum	~	\checkmark	~		~	 		✓		
EPM7160S	\sum	$\langle \checkmark \rangle$	 		 			 				
EPM7192E	$\langle \rangle$	$\langle \rangle$				\checkmark	 	 		 ✓ 		
EPM7192S	\sim		~		~			 				
EPM7256E		\geq				\checkmark	~	 	Ī	 		
EPM7256\$	$\langle \rangle$		\checkmark		\checkmark			\checkmark				

Altera Corporation

The MAX 7000E devices—including the EPM7128E, EPM7160E, EPM7192E, and EPM7256E devices—have several enhanced features: additional global clocking, additional output enable controls, enhanced interconnect resources, fast input registers, and a programmable slew rate.

In-system programmable MAX 7000 devices—called MAX 7000S/ devices—include the EPM7032S, EPM7064S, EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices. MAX 7000S devices have the enhanced features of MAX 7000E devices as well as ITAG BST circuitry in devices with 128 or more macrocells, ISP, and an open-drain output option. See Table 4.

Table 4. MAX 7000 Device Feat	ures	\land	
Feature	EPM7032 EPM7064 EPM7096	All MAX 7000E Devices	All MAX 7000S Devices
ISP via JTAG interface			~
JTAG BST circuitry	$\sum_{i=1}^{n}$		✓ (1)
Open-drain output option	\sim		~
Fast input registers		~	~
Six global output enables		~	~
Two global clocks		~	~
Slew-rate control		~	~
MultiVolt interface (2)	~	~	~
Programmable register	~	~	~
Parallel expanders	~	~	~
Shared expanders	~	~	~
Power-saving-mode	\checkmark	\checkmark	~
Security bit	\checkmark	\checkmark	 ✓
PCI-compliant devices available	\checkmark	\checkmark	\checkmark

Notes:

4

Available only in EPM7128S, EPM7160S, EPM7192S, and EPM7256S devices only.
 The MultiVolt I/O interface is not available in 44-pin packages.

The MAX 7000 architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. The MAX 7000 architecture easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000 devices are available in a wide range of packages, including PLCC, PGA, PQFP RQFP, and TQFP packages. See Table 5.

Table 5. M	AX 7000) Maxim	um Use	r I/O Piı	ns N	ote (1)				\bigcap	\sim	
Device	44- Pin PLCC	44- Pin PQFP	44- Pin TQFP	68- Pin PLCC	84- Pin PLCC	100- Pin PQFP	100- Pin TQFP	160- Pin PQFP	160- Pin PGA	192- Pin PGA	208- Pin PQFP	208- Pin RQFP
EPM7032	36	36	36									
EPM7032S	36		36					\sim	/			
EPM7064	36		36	52	68	68				/		
EPM7064S	36		36		68		68	$\langle \rangle \rangle$	\land			
EPM7096				52	64	76 ^{<}	\langle	· \ \	$\vee/$			
EPM7128E					68	84	\geq	700 L	\checkmark			
EPM7128S					68	84	84 (2)	100				
EPM7160E					64	84	\langle / \rangle	104)~				
EPM7160S					64		84 (2)	104				
EPM7192E								124	124			
EPM7192S					4	//		124				
EPM7256E					\bigcirc	Ň		132 (2)		164		164
EPM7256S						\land					164 <i>(</i> 2 <i>)</i>	164

Notes:

- (1) When the JTAG interface in MAX 7000S devices is used for either boundary-scan testing or for ISP, four I/O pins become JTAG pins.
- (2) Perform a complete thermal analysis before committing a design to this device package. For more information, see the *Operating Requirements for Altera Devices Data Sheet*.

MAX 7000 devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000 architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

Altera Corporation

MAX 7000 devices contain from 32 to 256 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and highspeed parallel expander product terms to provide up to 32 product terms per macrocell.

The MAX 7000 family provides programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay, MAX 7000E and MAX 7000S devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000 devices (except 44-pin devices) can be set for either 3.3-V or 5.0-V operation, allowing MAX 7000 devices to be used in mixed-voltage systems.

The MAX 7000 family is supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)— and waveform design entry, compilation and logic synthesis, simulation and timing analysis and device programming. The software provides EDIF 2 0 0 and 3.0.0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.

For prore information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

The MAX 7000 architecture includes the following elements:

Expander product terms (shareable and parallel)

Programmable interconnect array

Løgic array blocks Macrocells


I/O control blocks

Description

6

Functional

The MAX 7000 architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of EPM7032, EPM7064, and EPM7096 devices.






Figure 2. MAX 7000E & MAX 7000S Device Block Diagram

Logic Array Blocks

8


The MAX 7000 device architecture is based on the linking of highperformance, flexible, logic array modules called logic array blocks (LABs). LABs consist of 16-macrocell arrays, as shown in Figures 1 and 2. Multiple LABs are linked together via the programmable interconnect array (PIA), a global bus that is fed by all dedicated inputs, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- **36** signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times for MAX 7000E and MAX 7000S devices

Macrocells

The MAX 7000 macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. The macrocell of EPM7032, EPM7064, and EPM7096 devices is shown in Figure 3.






Figure 4 shows a MAX 7000E and MAX 7000S device macrocell.

Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocelk's register clear, preset, clock, and clock enable control functions. Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- By a global clock signal. This mode achieves the fastest clock tooutput performance.
- By a global clock signal and enabled by an active high clock enable. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- By an array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.


In EPM7032, EPM7064, and EPM7096 devices, the global clock signal is available from a dedicated clock pin, GCLK1, as shown in Figure 1. In MAX 7000E and MAX 7000S devices, two global clock signals are available. As shown in Figure 2, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figures 3 and 4, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear of the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in the device will be set to a low state.

All MAX 7000E and MAX 7000S I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be driven to an input D flipflop with an extremely fast (2.5 ns) input setup time.

Expander Product Terms


Although most logic functions can be implemented with the five product terms available in each macrocell, the more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources; however, the MAX 7000 architecture also allows both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.



Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay (*t*_{SEXP}) is incurred when shareable expanders are used. Figure 5 shows how shareable expanders can feed multiple macrocells.

Figure 5. Shareable Expanders




Shareable expanders can be shared by any or all macrocells in an LAB.

Paralleh Expanders


Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Farallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB. The compiler can allocate up to three sets of up to five parallel expanders automatically to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental fining delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.


Two groups of 8 macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lowernumbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 6 shows how parallel expanders can be borrowed from a neighboring macrocell.



Programmable Interconnect Array

Logic is routed between LABs via the programmable interconnect array (PIA). This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000 dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 7 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.






While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000 PIA has a fixed delay. The PIA thus eliminates skew between signals and makes timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 8 shows the I/O control block for the MAX 7000 family. The I/O control block of EPM7032, EPM7064, and EPM7096 devices has two global output enable signals that are driven by two dedicated active-low output enable pins (OE1 and OE2). The I/O control block of MAX 7000E and MAX 7000S devices has six global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.



14



When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The MAX 7000 architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In-System Programmability (ISP)

MAX 7000S devices are in-system programmable via an industry-standard 4-pin Joint Test Action Group (JTAG) interface (IEEE Std. 1149.1-1990). ISP allows quick, efficient iterations during design development and debugging cycles. The MAX 7000S architecture internally generates the high programming voltage required to program EEPROM cells, allowing in-system programming with only a single 5.0 V power supply. During in-system programming, the I/O pins are tri-stated and pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k³.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board with standard in-circuit test equipment before they are programmed. MAX 7000S devices can be programmed by downloading the information via in-circuit testers (ICT), embedded processors, or the Altera MasterBlaster, ByteBlasterMV, ByteBlaster, BitBlaster download cables. (The ByteBlaster cable is obsolete and is replaced by the ByteBlasterMV cable, which can program and configure 2.5-V, 3.3-V, and 5:0-V devices.) Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling and allows devices to be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. Because some in-circuit testers cannot support an adaptive algorithm, Altera offers devices tested with a constant algorithm. Devices tested to the constant algorithm have an "F" suffix in the ordering code.

"The Jam[™] Standard Test and Programming Language (STAPL) can be used to program MAX 7000S devices with in-circuit testers, PCs, or embedded processor.



For more information on using the Jam language, see Application Note 88 (Using the Jam Language for ISP & ICR via an Embedded Processor).

The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.


Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000S device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. Check ID. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. Bulk Erase. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program.* Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. Verify: Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.

Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.



Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 70005 Device

The time required to program a single MAX 7000S device in-system can be calculated from the following formula:

 $t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{t_{TCK}}$ where: t_{PROG} = Programming time t_{PPULSE} = Sum of the fixed times to erase, program, and verify the EEPROM cells $Cycle_{TCK}$ = Number of TCK cycles to program a device f_{TCK} (= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000S device can be calculated from the following formula:

$$t_{VER} \leftarrow t_{VPULSE} \leftarrow \frac{Cycle_{VTCK}}{t_{TCK}}$$
where: $t_{VER} =$ Verify time
 $t_{VPULSE} =$ Sum of the fixed times to verify the EEPROM cells
 $Cycle_{VTCK} =$ Number of TCK cycles to verify a device

The programming times described in Tables 6 through 8 are associated with the worst-case method using the enhanced ISP algorithm.

Table 6. MAX 7000S t _{PULSE} & Cycle _{TCK} Values							
Device	Progra	mming	Stand-Alone Verification				
	t _{PPULSE} (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cyclevick			
EPM7032S	4.02	342,000	0.03	200,000			
EPM7064S	4.50	504,000	0.03	/308,000			
EPM7128S	5.11	832,000	0.03	528,000			
EPM7160S	5.35	1,001,000	0.03	640,000			
EPM7192S	5.71	1,192,000	0.03	764,000			
EPM7256S	6.43	1,603,000	0.03	1,024,000			

Tables 7 and 8 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 7. MAX 7000S In-System Programming Times for Different Test Clock Frequencies											
			ſ	ТСК)			Units			
10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz				
4.06	4.09	4.19	4.36	4.71	5.73	7.44	10.86	S			
4.55	4.60	4.76	5.01	5.51	7.02	9.54	14.58	S			
5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S			
5.45	5.55	5.85	6.35	7.35	10.35	15.36	25.37	S			
5.83	5.95	6.30	6.90	8.09	11.67	17.63	29.55	S			
6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S			
	10 MHz 4.06 4.55 5.19 5.45 5.83	10 MHz 5 MHz 4.06 4.09 4.55 4.60 5.19 5.27 5.45 5.55 5.83 5.95	10 MHz 5 MHz 2 MHz 4.06 4.09 4.19 4.55 4.60 4.76 5.19 5.27 5.52 5.45 5.55 5.85 5.83 5.95 6.30	10 MHz 5 MHz 2 MHz 1 MHz 4.06 4.09 4.19 4.36 4.55 4.60 4.76 5.01 5.19 5.27 5.52 5.84 5.45 5.55 5.85 6.35 5.83 5.95 6.30 6.90	Tick 10 MHz 5 MHz 2 MHz 1 MHz 500 kHz 4.06 4.09 4.19 4.36 4.71 4.55 4.60 4.76 5.01 5.51 5.19 5.27 5.52 5.84 6.77 5.45 5.55 5.85 6.35 7.35 5.83 5.95 6.30 6.90 8.09	IO MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 4.06 4.09 4.19 4.36 4.71 5.73 4.55 4.60 4.76 5.01 5.51 7.02 5.19 5.27 5.52 5.94 6.77 9.27 5.45 5.55 5.85 6.35 7.35 10.35 5.83 5.95 6.30 6.90 8.09 11.67	TCK 10 MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 4.06 4.09 4.19 4.36 4.71 5.73 7.44 4.55 4.60 4.76 5.01 5.51 7.02 9.54 5.19 5.27 5.52 5.94 6.77 9.27 13.43 5.45 5.55 5.85 6.35 7.35 10.35 15.36 5.83 5.95 6.30 6.90 8.09 11.67 17.63	TCK 10 MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz 4.06 4.09 4.19 4.36 4.71 5.73 7.44 10.86 4.55 4.60 4.76 5.01 5.51 7.02 9.54 14.58 5.19 5.27 5.52 5.94 6.77 9.27 13.43 21.75 5.45 5.55 5.85 6.36 7.35 10.35 15.36 25.37 5.83 5.95 6.30 6.90 8.09 11.67 17.63 29.55			

Table 8. MAX 7000S Stand-Alone Verification Times for Different Test Clock Frequencies

Device		f _{TCK}								
	10 MHz	5 MHz	> 2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz		
EPM7032S	0,05	0 07 Č	0.13	0.23	0.43	1.03	2.03	4.03	S	
EPM7064S	0.06	0.09	0.18	0.34	0.64	1.57	3.11	6.19	S	
EPM7128S <	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	S	
EPM7160	9.09	~ 0.16	0.35	0.67	1.31	3.23	6.43	12.83	S	
EPM7192S	0.11	0.18	0.41	0.79	1.56	3.85	7.67	15.31	S	
EPM72565	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	S	

Programmable MAX 7000 devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This Speed/Power feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to Control operate at maximum frequency. The designer can program each individual macrocell in a MAX 7000 device for either high-speed (i.e., with the Turbo Bit[™] option turned on) or low-power (i.e., with the Turbo Bit option turned off) operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , and t_{SEXP} , t_{ACL} , and t_{CPPW} parameters. MAX 7000 device outputs can be programmed to meet a variety of Output system-level requirements. Configuration MultiVolt I/O Interface ⁴ MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O interface feature, which allows MAX 7000 devices to interface with systems that have differing supply voltages. The 5.0-V devices in all packages can be set for 3/3-N or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another/set for I/O output drivers (VCCIO). The VCCINT pins must always be connected to a 5.0-V power supply. With a 5.0-V V_{QCINT} level, input voltage thresholds are at TTL levels, and are therefore compatible with both 3.3-V and 5.0-V inputs. The VCCIQ pins can be connected to either a 3.3-V or a 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V supply, the output levels are compatible with 5.0-V systems. When V_{CCIO} is connected to a 3.3-V supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with \tilde{V}_{CCIO} levels lower than 4.75 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} . Open-Drain Output Option (MAX 7000S Devices Only) MAX 7000S devices provide an optional open-drain (functionally equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

By using an external 5.0-V pull-up resistor, output pins on MAX 7000S devices can be set to meet 5.0-V CMOS input voltages. When $V_{\rm CCIO}$ is 3.3 V, setting the open drain option will turn off the output pull-up transistor, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages. When $V_{\rm CCIO}$ is 5.0 V, setting the output drain option is not necessary because the pull-up transistor will already turn off when the pin exceeds approximately 3.8 V, allowing the external pull-up resistor to pull the output high enough to meet 5.0-V CMOS input voltages.

Slew-Rate Control

The output buffer for each MAX 7000E and MAX 7000S I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. In MAX 7000E devices, when the Turbo Bit is turned off, the slew rate is set for low noise performance. For MAX 7000S devices, each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis.

MAX 7000 devices can be programmed on Windows-based PCs with the Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs a continuity check to ensure adequate electrical contact between the adapter and the device.


For more information, see the Altera Programming Hardware Data Sheet.

The Altera development system can use text- or waveform-format test vectors created with the Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional behavior of a MAX 7000 device with the results of simulation. Moreover, Data 1/0, BP Microsystems, and other programming hardware manufacturers also provide programming support for Altera devices.

For more information, see the Programming Hardware Manufacturers.







IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000 devices support JTAG BST circuitry as specified by IEEE Std. 1149.1-1990. Table 9 describes the JTAG instructions supported by the MAX 7000 family. The pin-out tables (see the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information) show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 9. MAX 7000 J	TAG Instructions	
JTAG Instruction	Devices	Description
SAMPLE/PRELOAD	EPM7128S	Allows a snapshot of signals at the device pins to be captured and
	EPM7160S	examined during normal device operation, and permits an initial data
	EPM7192S	pattern output at the device pins.
	EPM7256S	\land \land
EXTEST	EPM7128S	Allows the external circuitry and board-level interconnections to be
	EPM7160S	tested by forcing a test pattern at the output pins and capturing test
	EPM7192S	results at the input pins.
	EPM7256S	
BYPASS	EPM7032S	Places the 1-bit bypass register between the TDI and TDO pins, which
	EPM7064S	allows the BST data to pass synchronously through a selected device
	EPM7128S	to adjacent devices during normal device operation.
	EPM7160S	
	EPM7192S	
	EPM7256S	
IDCODE	EPM7032S	Selects the DCODE register and places it between TDI and TDO,
	EPM7064S	allowing the IDCODE to be serially shifted out of TDO.
	EPM7128S	
	EPM7160S	
	EPM7192S	
	EPM7256S	
ISP Instructions	EPM7032S	These instructions are used when programming MAX 7000S devices
	EPM7064S	via the TAG ports with the MasterBlaster, ByteBlasterMV, BitBlaster
	EPM7128S	download cable, or using a Jam File (.jam), Jam Byte-Code file (.jbc),
	EPM7160S	or Serial Vector Format file (.svf) via an embedded processor or test
	EPM7192S	equipment.
	EPM72568	

The instruction register length of MAX 7000S devices is 10 bits. Tables 10 and 11 show the boundary-scan register length and device IDCODE information for MAX 7000S devices.

Table 10. MAX 7000S Boundary-Sca	n Register Length
Device	Boundary-Scan Register Length
EPM7032S	
EPM7064S	
EPM7128S	288
EPM7160S	312
EPM7192S	360
EPM7256S	480

Note:

 This device does not support JTAC boundary-scan testing. Selecting either the EXTEST or SAMPLE/PRECOAD instruction will select the one-bit bypass register.

Table 11. 32-Bit MAX 7000 Device IDCODE Note (1)										
Device		TDCODE (32 Bits)								
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)						
EPM7032S	9009	0111 0000 0011 0010	00001101110	1						
EPM7064S	/ Ø000 <	0111 0000 0110 0100	00001101110	1						
EPM7128S	(6000)	0111 0001 0010 1000	00001101110	1						
EPM716Ø\$	0000	0111 0001 0110 0000	00001101110	1						
EPM7192\$	0000	0111 0001 1001 0010	00001101110	1						
EPM7256S	6000	0111 0010 0101 0110	00001101110	1						

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

Altera Corporation





Figure 9 shows the timing requirements for the JTAG signals.

Table 12 shows the JTAG/timing parameters and values for MAX 7000S devices.


Table 1	Table 12. JTAG Timing Parameters & Values for MAX 7000S Devices									
Symbol	Parameter	Min	Мах	Unit						
t _{JCP}	TCK clock pe riod	100		ns						
tJCH	TCX clock high time	50		ns						
tJCL	TCK elock low time	50		ns						
t _{JPSU}	JTAG port setup time	20		ns						
t _{JPH}	JTAG port hold time	45		ns						
t _{JPCO}	JTAG port clock to output		25	ns						
t _{JPZ} x	JTAG port high impedance to valid output		25	ns						
tJPXZ	JTAG port valid output to high impedance		25	ns						
tjssu	Capture register setup time	20		ns						
t _{JSH}	Capture register hold time	45		ns						
t _{JSCO}	Update register clock to output		25	ns						
t _{JSZX}	Update register high impedance to valid output		25	ns						
t _{JSXZ}	Update register valid output to high impedance		25	ns						





Design Security All MAX 7000 devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing Each MAX 7000 device is functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 10. Test patterns can be used and then erased during early stages of the production flow.



QFP Carrier & Development Socket

F

MAX 7000 and MAX 7000E devices in QFP packages with 100 or more pins are shipped in special plastic carriers to protect the QFP leads. The carrier is used with a prototype development socket and special programming hardware available from Altera. This carrier technology makes it possible to program, test, erase, and reprogram a device without exposing the leads to mechanical stress.

For detailed information and carrier dimensions, refer to the *QFP Carrier* & *Development Socket Data Sheet*.

MAX 7000S devices are not shipped in carriers.

Altera Corporation

Operating Conditions

Tables 13 through 18 provide information about absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V MAX 7000 devices.

Symbol	Parameter	Conditions	Min	Max	Vnit
V _{CC}	Supply voltage	With respect to ground (2)	-2.0	7.0	V
VI	DC input voltage		-2,0	7.0/	V
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
ТJ	Junction temperature	Ceramic packages, under bias	\sim	150	°C
		PQFP and RQFP packages, under bias	\square	135	°C

Table 1	4. MAX 7000 5.0-V Device Reco	ommended Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4), (5)	4.75 (4.50)	5.25 (5.50)	V
V _{CCIO}	Supply voltage for output drivers, 5.0-V operation	(3), (4)	4.75 (4.50)	5.25 (5.50)	V
	Supply voltage for output drivers, 3.3-V operation	(3), (4), (6)	3.00 (3.00)	3.60 (3.60)	V
V _{CCISP}	Supply voltage during ISP		4.75	5.25	V
VI	Input voltage		-0.5 (8)	V _{CCINT} + 0.5	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	For commercial use	0	70	°C
	~	For industrial use	-40	85	°C
TJ	Junction temperature	For commercial use	0	90	°C
		For industrial use	-40	105	°C
t _R	Input rise time	\sim		40	ns
t _F	Input fall time			40	ns

26

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IH}	High-level input voltage		2.0	VCCHNT + 0.5	V
V _{IL}	Low-level input voltage		-0.5 (8)	0.8	V
V _{OH}	5.0-V high-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}, V_{CCIO} = 4.75 \text{ V} (10)$	2.4	\square	V
	3.3-V high-level TTL output voltage	I _{OH} = -4 mA DC, V _{CCIO} = 3.00 V (10)	2.4	\sim	V
	3.3-V high-level CMOS output voltage	I_{OH} = -0.1 mA DC, V_{CCIO} = 3.0 V (10)	V _{CCIO} 0.2	$\left \right\rangle$	V
V _{OL}	5.0-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 4.75 V (11)		0.45	V
	3.3-V low-level TTL output voltage	I _{OL} = 12 mA DC, V _{CCIO} = 3.00 V (11)		0.45	V
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.0 V(11)		0.2	V
I _I	Leakage current of dedicated input pins	V ₁ = -0.5 to 5.5 V (11)	< <u>></u> 0	10	μΑ
I _{OZ}	I/O pin tri-state output off-state current	V _I = -0.5 to 5.5 V (11), (12)	-40	40	μA

Table 1	Table 16. MAX 7000 5.0-V Device Capacitance: EPM7032, EPM7064 & EPM7096 Devices Note (13)									
Symbol	Parameter	Conditions	Min	Max	Unit					
C _{IN}	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		12	pF					
C _{I/O}	I/O pin capacitance	$V_{OUT} = 0 V/f \neq 1.0 MHz$		12	рF					

Table 1	7. MAX 7000 5.0-V Devic	e Capacitance: MAX 7000E Devices Not	te (13)		
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input pin capacitance	V _N = 0 V, f = 1.0 MHz		15	pF
C _{I/O}	I/O pin capacitance	$V_{QUT} = 0 V, f = 1.0 MHz$		15	pF
	L				

Table 1	Table 18. MAX 7000 5.0-V Device Capacitance: MAX 7000S Devices Note (13)									
Symbol	Parameter	Conditions	Min	Max	Unit					
C _{IN}	Dedicated input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF					
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		10	pF					

Altera Corporation


2

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage on I/O pins is -0.5 V and on 4 dedicated input pins is -0.3 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) V_{CC} must rise monotonically.
- (5) The POR time for all 7000S devices does not exceed 300 μ s. The sufficient V_{CCINT} voltage level for POR is 4.5 ν . The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (6) 3.3-V I/O operation is not available for 44-pin packages.
- (7) The V_{CCISP} parameter applies only to MAX 7000S devices.
- (8) During in-system programming, the minimum DC input voltage is -0.3 V.
- (9) These values are specified under the MAX 7000 recommended operating conditions in Table 14 on page 26.
- (10) The parameter is measured with 50% of the outputs each sourcing the specified current. The IOH parameter refers to high-level TTL or CMOS output current.
- (11) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current.
- (12) When the JTAG interface is enabled in MAX 7000S devices, the input leakage current on the JTAG pins is typically $-60 \ \mu$ A.
- (13) Capacitance is measured at 25° C and is sample-tested only. The OE1 pix has a maximum capacitance of 20 pF.


Figure 11 shows the typical output drive characteristics of MAX 7000 devices.





Timing Model MAX 7000 device timing can be analyzed with the Altera software, with a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 12. MAX 7000 devices have fixed internal delays that enable the designer to determine the worst-case timing of any design. The Altera software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for a device-wide performance evaluation.





The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 13 shows the internal timing relationship of internal and external delay parameters.



For more information, see Application Note 94 (Understanding MAX 7000 Timing).

Altera Corporation

30

Figure 13. Switching Waveforms $t_R \& t_F < 3 ns.$ **Combinatorial Mode** Inputs are driven at 3 V t_{IN} for a logic high and 0 V Input Pin for a logic low. All timing characteristics are $-t_{IO}$ measured at 1.5 V. I/O Pin t_{PIA} PIA Delay t_{SEXP} Shared Expander Delay tLAC, tLAD Logic Array Input $t_{PEXP} \rightarrow$ `≁ Parallel Expander Delay t_{COMB} → -Logic Array Output $+t_{OD}$ + Output Pin **Global Clock Mode** t_R t_{CH} t_{CL} t_F Global Clock Pin t_{IN} $-t_{GLOB}$ Global Clock at Register t_{SU} t_H L Data or Enable (Logic Array Output) Array Clock Mode t_R t_{ACH} tACI t_F Input or I/O Pin t_{IN} t_{IO} Clock into PIA $+ t_{PIA}$ Clock into Logic Array Clock at t_{IC} Register t_H t_{SU} . Data from Logic Array ← t_{PIA} t_{RD}. $t_{CLR}, t_{PRE} \rightarrow$ ← t_{PIA} -Register to PIA to Logic Array $-t_{OD}$ + t_{OD}--Register Output to Pin

Tables 19 through 26 show the MAX 7000 and MAX 7000E AC operating conditions.

Table 19. MAX 7000 & MAX 7000E External Timing Parameters Note (1)

Symbol	Parameter	Conditions	-6 Spee	d Grade	-7 Spee	d Grade	Unit
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5	ns
t _{SU}	Global clock setup time		5.0		6.0		ns
t _H	Global clock hold time		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	2.5		3.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.5	~	0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.0	\bigtriangledown	4.5	ns
t _{CH}	Global clock high time		2.5 /		∕> 3.0		ns
t _{CL}	Global clock low time	<	2.5		3.0		ns
t _{ASU}	Array clock setup time		2.5	$\setminus V$	3.0		ns
t _{AH}	Array clock hold time		2.0	$\overline{\ }$	2.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5	ns
t _{ACH}	Array clock high time	~	3.0	/)	3.0		ns
t _{ACL}	Array clock low time		3.0	/	3.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t _{CNT}	Minimum global clock period	$\langle \frown \land$		6.6		8.0	ns
fcnt	Maximum internal global clock frequency	(\$)	151.5		125.0		MHz
t _{ACNT}	Minimum array clock period			6.6		8.0	ns
f _{acnt}	Maximum internal array clock frequency	(5)	151.5		125.0		MHz
f _{MAX}	Maximum clock frequency	(6)	200		166.7		MHz

Altera Corporation

Table 20	. MAX 7000 & MAX 7000E Internal	Timing Paramete	ers No	ote (1)	r		$\frac{1}{2}$
Symbol	Parameter	Conditions	Speed	Grade -6	Speed (Grade -7	Unit
			Min	Max	Min	Max	\sum
t _{IN}	Input pad and buffer delay			0.4		0.5) ns
t _{IO}	I/O input pad and buffer delay			0.4		0.5	ns
t _{FIN}	Fast input delay	(2)		0.8		1.0	ns
t _{SEXP}	Shared expander delay			3.5		4.0	ns
t _{PEXP}	Parallel expander delay			0.8		/0/8	ns
t _{LAD}	Logic array delay			2.0		3.0	ns
t _{LAC}	Logic control array delay			2.0		3.0	ns
t _{IOE}	Internal output enable delay	(2)				2.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off, $V_{CCIO} = 5.0 V$	C1 = 35 pF	/	2.0	\Diamond	2.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off, V_{CCIO} = 3.3 V	C1 = 35 pF (7)		2.5	>	2.5	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on, $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		7.0		7.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off, $V_{CCIO} = 5.0 V$	C1 = 35 pF	\bigcirc	4.0		4.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off, V_{CCIO} = 3.3 V	C1 = 35 pF (7)		4.5		4.5	ns
t _{ZX3}	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0	ns
t _{SU}	Register setup time		3.0		3.0		ns
t _H	Register hold time	\sim	1.5		2.0		ns
t _{FSU}	Register setup time of fast input	(2)	2.5		3.0		ns
t _{FH}	Register hold time of fast input	(2)	0.5		0.5		ns
t _{RD}	Register delay			0.8		1.0	ns
t _{COMB}	Combinatorial delay			0.8		1.0	ns
t _{IC}	Array clock delay	Ý		2.5		3.0	ns
t _{EN}	Register enable time	1		2.0		3.0	ns
t _{GLOB}	Global control delay			0.8		1.0	ns
t _{PRE}	Register preset time	1		2.0		2.0	ns
	Register clear time			2.0		2.0	ns
t _{PIA}	PIA delay			0.8		1.0	ns
t _{LPA}	Low-power adder	(8)		10.0		10.0	ns

 \checkmark

~

Table 2	21. MAX 7000 & MAX 7000E Ext	ernal Timing Parameter	s Note	(1)			\bigcirc
Symbol	Parameter	Conditions		Speed (Grade		Unit
			MAX 700	0E (-10P)	MAX 70 MAX 70		
			Min	Max	Min	Max	ľ I
t _{PD1}	Input to non-registered output	C1 = 35 pF		10.0 /		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		10.0	()	10.0	ns
t _{SU}	Global clock setup time		7.0		8.0	/	ns
t _H	Global clock hold time		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.5		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	\wedge	5.0 🔿	>	5	ns
t _{CH}	Global clock high time		4.0	. ~	4.0		ns
t _{CL}	Global clock low time	\langle	<u>4.0</u>		4.0		ns
t _{ASU}	Array clock setup time		2.0	$\vee/$	3.0		ns
t _{AH}	Array clock hold time	\sim	3.0	\checkmark	3.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		10.0		10.0	ns
t _{ACH}	Array clock high time		4/0		4.0		ns
t _{ACL}	Array clock low time	\land	4.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	4.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t _{CNT}	Minimum global clock period	\square		10.0		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(5)	100.0		100.0		MHz
t _{acnt}	Minimum array clock period			10.0		10.0	ns
f _{acnt}	Maximum internal array clock frequency		100.0		100.0		MHz
f _{MAX}	Maximum clock frequency	-16J	125.0		125.0		MHz

Z

 \bigcirc 2

Cumhal	Deremeter	Conditions		Crood	Crada	$\langle \cdot \rangle$	11.04	
Symbol	Parameter	Conditions		Speed			Unit	
			MAX 7000)e (-10P)	/	00 (-10) 00E (-10)	\sim	
			Min	Мах	Min	Max	/	
t _{IN}	Input pad and buffer delay			0.5	$\left(\begin{array}{c} \end{array} \right)$	1.0	ns	
10	I/O input pad and buffer delay			0.5)) 1.0	ns	
FIN	Fast input delay	(2)		1.0	\bigtriangledown	1.0	ns	
SEXP	Shared expander delay			5.0		5.0	ns	
PEXP	Parallel expander delay			0.8		0.8	ns	
LAD	Logic array delay			5.0		5.0	ns	
t _{LAC}	Logic control array delay		\land	5.0 🧹	\geq	5.0	ns	
t _{IOE}	Internal output enable delay	(2)		2.0		2.0	ns	
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		1,5		2.0	ns	
t0D2	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF (7)	NP NP	2.0		2.5	ns	
t _{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		5.5		6.0	ns	
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		5.0		5.0	ns	
tzx2	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = (35 pF (7))		5.5		5.5	ns	
tzx3	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		9.0		9.0	ns	
^t xz	Output buffer disable delay	CT = 5 pF		5.0		5.0	ns	
รบ	Register setup time		2.0		3.0		ns	
H	Register hold time		3.0		3.0		ns	
FSU	Register setup time of fast input	(2)	3.0		3.0		ns	
FH	Register hold time of fast input	(2)	0.5		0.5		ns	
RD	Register delay			2.0		1.0	ns	
СОМВ	Combinatorial delay			2.0		1.0	ns	
ic	Array clock delay			5.0		5.0	ns	
EN	Register enable time			5.0		5.0	ns	
GLOB	Global control delay			1.0		1.0	ns	
PRE /	Register preset time			3.0		3.0	ns	
	Register clear time			3.0		3.0	ns	
	PIA delay			1.0		1.0	ns	
t _{L/PA}	Low-power adder	(8)		11.0		11.0	ns	


Table 2	23. MAX 7000 & MAX 7000E Ext	ernal Timing Paramete	e rs Note	e (1)			$\langle \rangle$
Symbol	Parameter	Conditions		Speed	Grade	\sim	Unit
			MAX 700	0E (-12P)		00 (-12) 00E (-12)	$\langle \rangle$
			Min	Max	Min	Max	V
t _{PD1}	Input to non-registered output	C1 = 35 pF		12.0	$\left(\begin{array}{c} \end{array} \right)$	12.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		12.0		12.0	ns
t _{su}	Global clock setup time		7.0		10.0	V	ns
t _H	Global clock hold time		0.0		0.0	1	ns
t _{FSU}	Global clock setup time of fast input	(2)	3.0		3.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	$ \land $	6.0 🧹	\geq	6.0	ns
t _{CH}	Global clock high time		4.0		4.0		ns
t _{CL}	Global clock low time	\land	4.0	\setminus //	4.0		ns
t _{ASU}	Array clock setup time		3.0	V/	4.0		ns
t _{AH}	Array clock hold time		4.0	\bigvee	4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		12.0		12.0	ns
t _{ACH}	Array clock high time		5.0		5.0		ns
t _{ACL}	Array clock low time	\land	5.0		5.0		ns
tCPPW	Minimum pulse width for clear and preset	(3)	5.0		5.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		ns
t _{CNT}	Minimum global clock period			11.0		11.0	ns
fcnt	Maximum internal global clock frequency	(5)	90.9		90.9		MHz
t _{acnt}	Minimum array clock period			11.0		11.0	ns
facnt	Maximum internal array clock frequency	6	90.9		90.9		MHz
f _{MAX}	Maximum clock frequency	(6)	125.0		125.0		MHz

Z

 \bigcirc 2

Table 24	4. MAX 7000 & MAX 7000E Inte	ernal Timing Parameter	rs Note	(1)		(\bigcirc
Symbol	Parameter	Conditions		Speed	Grade	\sim	Unit
			MAX 700	0E (-12P)	MAX 7000 (-12) MAX 7000E (-12)		>
			Min	Max	Min	Max	/
t _{IN}	Input pad and buffer delay			1.0	$\left(\begin{array}{c} \end{array} \right)$	2.0	ns
t _{IO}	I/O input pad and buffer delay			1.0) 2.0	ns
t _{FIN}	Fast input delay	(2)		1.0	\bigtriangledown	1.0	ns
t _{SEXP}	Shared expander delay			7.0		7.0	ns
t _{PEXP}	Parallel expander delay			1.0		1.0	ns
LAD	Logic array delay			7.0		5.0	ns
t _{LAC}	Logic control array delay		\land	5.0 /	\geq	5.0	ns
t _{IOE}	Internal output enable delay	(2)		2.0	×	2.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF		1.0		3.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		2.0		4.0	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		5.0		7.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 5.0 V$	C1 = 35 pF		6.0		6.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		7.0		7.0	ns
tzx3	Output buffer enable delay Slow slew rate = on V _{CCIO} = 5.0 V or 3.3 V	C1 = 35 pF (2)		10.0		10.0	ns
^t xz	Output buffer disable delay	C1=5pF		6.0		6.0	ns
รบ	Register setup time		1.0		4.0		ns
н	Register hold time		6.0		4.0		ns
FSU	Register setup time of fast input	(2)	4.0		2.0		ns
FH	Register hold time of fast input	(2)	0.0		2.0		ns
RD	Register detay			2.0		1.0	ns
Сомв	Combinatorial delay			2.0		1.0	ns
ÎC	Array clock delay			5.0		5.0	ns
EN	Register enable time			7.0		5.0	ns
GLOB	Global control delay			2.0		0.0	ns
	Register preset time			4.0		3.0	ns
. (Register slear time			4.0		3.0	ns
	RIA delay			1.0		1.0	ns
	Low-power adder			1.0		1.0	113

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-'	15	-1	5T	(20	\sim
			Min	Мах	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		15.0		15.0	\frown	20.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		15.0		15.0	\frown	20.0	ns
t _{su}	Global clock setup time		11.0		11.0		12.0	\bigvee	ns
t _H	Global clock hold time		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input	(2)	3.0		-		5.0		ns
t _{FH}	Global clock hold time of fast input	(2)	0.0		<u>_</u>	\Diamond	0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		8,0/		∕~8.0		12.0	ns
t _{CH}	Global clock high time		5.0		6.0	\bigvee	6.0		ns
t _{CL}	Global clock low time		5.0		6.0		6.0		ns
t _{asu}	Array clock setup time		4.0	$\langle \rangle$	4.0		5.0		ns
t _{AH}	Array clock hold time		40		×4.0		5.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF	\land	15.0	/	15.0		20.0	ns
t _{ACH}	Array clock high time	,	6.0		6.5		8.0		ns
t _{ACL}	Array clock low time		6.0		6.5		8.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	6.0		6.5		8.0		ns
t _{odh}	Output data hold time after clock	C1 = 35 pF (4)	1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			13.0		13.0		16.0	ns
f _{cnt}	Maximum internal global clock frequency	(5)	76.9		76.9		62.5		MHz
t _{acnt}	Minimum array clock period /~			13.0		13.0		16.0	ns
f _{acnt}	Maximum internal array clock frequency	(5)	76.9		76.9		62.5		MHz
f _{MAX}	Maximum clock frequency	(6)	100		83.3		83.3		MHz



								-	\bigcirc
	6. MAX 7000 & MAX 7000E	Ŭ	rameter	rs No	ote (1)			(
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-1	5	-1	5T	[-	20	$\langle \rangle$
			Min	Max	Min	Max	Min	Max)
t _{IN}	Input pad and buffer delay			2.0		2.0		3.0	ns
t _{IO}	I/O input pad and buffer delay			2.0		2.0	\sim $_{/}$	3.0	ns
t _{FIN}	Fast input delay	(2)		2.0		-(()	4.0	ns
t _{SEXP}	Shared expander delay			8.0		10.0	\sim	9.0	ns
t _{PEXP}	Parallel expander delay			1.0		1.0		2.0	ns
t _{LAD}	Logic array delay			6.0		6.0		8.0	ns
tLAC	Logic control array delay			6.0		6.0		8.0	ns
t _{IOE}	Internal output enable delay	(2)	1	3.0 /	5	$\langle \rangle$	-	4.0	ns
t _{OD1}	Output buffer and pad delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF	\sim	4.0		4.0		5.0	ns
t _{OD2}	Output buffer and pad delay Slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF (7)		5.0	\mathbb{V}	-		6.0	ns
t _{OD3}	Output buffer and pad delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)	γ	8.0	~	_		9.0	ns
t _{ZX1}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 5.0 V	C1 = 35 pF	/	6.0		6.0		10.0	ns
t _{ZX2}	Output buffer enable delay Slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35/pF (7)		7.0		-		11.0	ns
t _{ZX3}	Output buffer enable delay Slow slew rate = on $V_{CCIO} = 5.0 V \text{ or } 3.3 V$	C1 = 35 pF (2)		10.0		-		14.0	ns
t _{XZ}	Output buffer disable delay	CT = 5 pF		6.0		6.0		10.0	ns
t _{SU}	Register setup time		4.0		4.0		4.0		ns
t _H	Register hold time		4.0		4.0		5.0		ns
t _{FSU}	Register setup time of fast input	(2)	2.0		-		4.0		ns
t _{FH}	Register hold time of fast input	(2)	2.0		-		3.0		ns
t _{RD}	Register delay	>		1.0		1.0		1.0	ns
t _{COMB}	Combinatorial delay			1.0		1.0		1.0	ns
t _{IC}	Array clock delay			6.0		6.0		8.0	ns
t _{EN}	Register enable time			6.0		6.0		8.0	ns
t _{GLOB}	Global control delay			1.0		1.0		3.0	ns
t _{PRE}	Register preset time			4.0		4.0		4.0	ns
t _{CLR} /	Register clear time			4.0		4.0		4.0	ns
	PIA delay		1	2.0	-	2.0	-	3.0	ns
	Lew-power adder	(8)	1	13.0		15.0		15.0	ns

7

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This parameter applies to MAX 7000E devices only.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (5) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (6) The f_{MAX} values represent the highest frequency for pipelined data.
- (7) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 27 and 28 show the EPM7032S AC operating conditions.

Symbol	Parameter	Conditions		$\overline{\langle}$	$\overline{\langle}$	Speed	Grade				Unit
			-	5 >		6 🗸	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		5.0	\bigtriangledown	6.0		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t _{SU}	Global clock setup time		/ 2/.9		4.0		5.0		7.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2:5		2.5		2.5		3.0		ns
t _{FH}	Global clock hold time of fast input	$\land \bigcirc$	0.0		0.0		0.0		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.2		3.5		4.3		5.0	ns
t _{CH}	Global clock high time	\sim //	2.0		2.5		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		2.5		3.0		4.0		ns
t _{ASU}	Array clock setup time))	0.7		0.9		1.1		2.0		ns
t _{AH}	Array clock hold time	\sim	1.8		2.1		2.7		3.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.6		8.2		10.0	ns
t _{ACH}	Array clock high time	\rightarrow	2.5		2.5		3.0		4.0		ns
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0		4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			5.7		7.0		8.6		10.0	ns
fcnt <	Maximum internal global clock	(4)	175.4		142.9		116.3		100.0		MHz
	Minimum array clock period			5.7		7.0		8.6		10.0	ns

Table 2	7. EPM7032S External Tim	ing Parameter	s (Part	2 of 2,) No	ote (1)					\bigcirc
Symbol	Parameter	Conditions				Speed	Grade			$\langle \langle$	Unit
			-	5	-	6	-	7	(10	>
			Min	Мах	Min	Max	Min	Max	Min	Мах)
facnt	Maximum internal array clock frequency	(4)	175.4		142.9		116.3	\bigcap	100:0	\square	MHz
f _{MAX}	Maximum clock frequency	(5)	250.0		200.0		166.7	(125.0		MHz

 Table 28. EPM7032S Internal Timing Parameters
 Note (1)

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	Å	6	5	7	-	10	_
			Min	Мах	Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.2		0\21⁄	/	0.3		0.5	ns
t _{IO}	I/O input pad and buffer delay			0/2		_ 0.2√		0.3		0.5	ns
t _{FIN}	Fast input delay			2.2		2.1		2.5		1.0	ns
t _{SEXP}	Shared expander delay			3,1) 3.8		4.6		5.0	ns
t _{PEXP}	Parallel expander delay		/	/0.9	\bigcirc	1.1		1.4		0.8	ns
t _{LAD}	Logic array delay			2.6		3.3		4.0		5.0	ns
t _{LAC}	Logic control array delay		//	2.5		3.3		4.0		5.0	ns
t _{IOE}	Internal output enable delay	(\checkmark	0.7		0.8		1.0		2.0	ns
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.2		0.3		0.4		1.5	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)	$\left(\right)$	0.7		0.8		0.9		2.0	ns
t _{OD3}	Output buffer and pad delay	C1 ⊼ 35 pF	\Box	5.2		5.3		5.4		5.5	ns
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay \sub	C1=35 pF		9.0		9.0		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t _{SU}	Register setup time	\sim	0.8		1.0		1.3		2.0		ns
t _H	Register hold time		1.7		2.0		2.5		3.0		ns
t _{FSU}	Register setup time of fast input	>	1.9		1.8		1.7		3.0		ns
t _{FH}	Register hole time of fast input	~	0.6		0.7		0.8		0.5		ns
t _{RD}	Register delay			1.2		1.6		1.9		2.0	ns
t _{COMB}	Combinatorial delay			0.9		1.1		1.4		2.0	ns
t _{IC}	Array clock delay			2.7		3.4		4.2		5.0	ns
t _{EN}	Register enable time			2.6		3.3		4.0		5.0	ns
t _{GLOB}	Global control delay			1.6		1.4		1.7		1.0	ns
	Register preset time			2.0		2.4		3.0		3.0	ns
t _{CER}	Register clear time			2.0		2.4		3.0		3.0	ns

Table 2	8. EPM7032S Internal 1	Timing Parameter	rs /	Vote (1)						~	\square
Symbol	Parameter	Conditions				Speed	Grade			$\langle \langle$	Unit
			-	5	-	6	-	7		HÐ	\bigtriangledown
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PIA}	PIA delay	(7)		1.1		1.1		1.4	\sum_{n}	1.0	ns
t _{LPA}	Low-power adder	(8)		12.0		10.0		/10.0	\wedge	11.0	ns

Notes to tables:

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 V \pm 10\%$ for commercial and industrial use
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Tables 29 and 30/show the EPM7064S AC operating conditions.

Symbol	Parameter	Conditions	\mathcal{V}			Speed	Grade	÷			Unit
		$\langle \rangle >$	-	5	-	6	-	7	-1	0	
			Min	Мах	Min	Мах	Min	Мах	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35-pE		5.0		6.0		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		5.0		6.0		7.5		10.0	ns
t _{su}	Global clock setup time		2.9		3.6		6.0		7.0		ns
t _H	Global clock hold time	>	0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		2.5		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.5		0.5		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.2		4.0		4.5		5.0	ns
t _{сн}	Global clock high time		2.0		2.5		3.0		4.0		ns
t _{CL} ⟨	Global clock low time		2.0		2.5		3.0		4.0		ns
	Array clock setup time		0.7		0.9		3.0		2.0		ns
t _{AH}	Array clock hold time		1.8		2.1		2.0		3.0		ns

Symbol	Parameter	Conditions				Speed	Grade			$\langle \cdot \rangle$	Unit
			-	5	-	6	-	7	(1	θ	$\langle \rangle$
			Min	Мах	Min	Max	Min	Max	Min	Max)
t _{ACO1}	Array clock to output delay	C1 = 35 pF		5.4		6.7		7.5	\sim	10.0	ns
t _{ACH}	Array clock high time		2.5		2.5		3.0	$\langle \frown \rangle$	4⁄.0		ns
t _{ACL}	Array clock low time		2.5		2.5		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		2.5		3.0	$\langle \rangle$	4.0		ns
t _{ODH}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			5.7		7.1	~	8.0		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	175.4		140,8	$\left(\right)$	125.0	/	100.0		MHz
t _{ACNT}	Minimum array clock period		<	5.7	\bigtriangledown	7.1	//	8.0		10.0	ns
f _{acnt}	Maximum internal array clock frequency	(4)	175.4		140.8		125.0		100.0		MHz
f _{MAX}	Maximum clock frequency	(5)	250.0	1 (200.0		166.7		125.0		MHz

Table 30. EPM7064S Internal Timing Parameters (Part 1 of 2) Note (1)

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-	5	-	6	-	7	-1	10	
			Min	Мах	Min	Мах	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay	\land		0.2		0.2		0.5		0.5	ns
t _{IO}	I/O input pad and buffer delay			0.2		0.2		0.5		0.5	ns
t _{FIN}	Fast input delay			2.2		2.6		1.0		1.0	ns
t _{SEXP}	Shared expander delay			3.1		3.8		4.0		5.0	ns
t _{PEXP}	Parallel expander delay			0.9		1.1		0.8		0.8	ns
t _{LAD}	Logic array delay	\sim		2.6		3.2		3.0		5.0	ns
t _{LAC}	Logic control array delay			2.5		3.2		3.0		5.0	ns
t _{IOE}	Internal output enable delay			0.7		0.8		2.0		2.0	ns
t _{OD1}	Output buffer and pad delay	√C1 = 35 pF		0.2		0.3		2.0		1.5	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		0.7		0.8		2.5		2.0	ns
t _{OD3}	Output buffer and pad detay	C1 = 35 pF		5.2		5.3		7.0		5.5	ns
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		4.0		5.0	ns
t _{ZX2}	Output butter enable delay	C1 = 35 pF (6)		4.5		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		9.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		4.0		5.0	ns
t _{SU}	Register setup time		0.8		1.0		3.0		2.0		ns
t _{H_} \ \	Register hold time		1.7		2.0		2.0		3.0		ns

1

Symbol	Parameter	Conditions				Speed	Grade		4	\bigcirc	Unit
			-	5	-	6	-	7	-1	10	\triangleright
			Min	Max	Min	Max	Min	Мах	Min	Max	
t _{FSU}	Register setup time of fast input		1.9		1.8		3.0	\bigcap	3.0	\square	ns
t _{FH}	Register hold time of fast input		0.6		0.7		0.5		0.5		ns
t _{RD}	Register delay			1.2		1.6		10	\square	2.0	ns
t _{COMB}	Combinatorial delay			0.9		1.0		1.0		2.0	ns
t _{IC}	Array clock delay			2.7		3.3		3.0		5.0	ns
t _{EN}	Register enable time			2.6		3.2	~	3.0		5.0	ns
t _{GLOB}	Global control delay			1.6		1.9	\langle	1.0		1.0	ns
t _{PRE}	Register preset time			2.0		2.4	\land	2.0		3.0	ns
t _{CLR}	Register clear time		<	2.0	\sim	2.4		2.0		3.0	ns
t _{PIA}	PIA delay	(7)		1.4		1.3		1.0		1.0	ns
t _{LPA}	Low-power adder	(8)		12.0	\sim	11.0		10.0		11.0	ns

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 V \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ng to the PIA tuning value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Altera Corporation

Symbol	Parameter	Conditions				Speed	Grade	è	$\left(\right)$	\nearrow	Unit
			-	6	-	7	-1	10		5)
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5		(0.0	$\left(\right)$	15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0	\square	15.0	ns
t _{su}	Global clock setup time		3.4		6.0		7.0		11.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0	\searrow	3.0		ns
t _{FH}	Global clock hold time of fast input		0.0	/	0.5		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		40		4.5	/	5.0		8.0	ns
t _{сн}	Global clock high time		3.0	$\langle \rangle$	3.0	\sim	4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0	\sim	4.0		5.0		ns
t _{ASU}	Array clock setup time		0.9	$\langle \langle \rangle$	3.0		2.0		4.0		ns
t _{AH}	Array clock hold time		1.8	\sim	2.0		5.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.5		7.5		10.0		15.0	ns
t _{ACH}	Array clock high time	/	3.0		3.0		4.0		6.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		3.0		4.0		6.0		ns
t _{odh}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.8		8.0		10.0		13.0	ns
f _{cnt}	Maximum internal global clock	(4)	147.1		125.0		100.0		76.9		MHz
t _{acnt}	Minimum array clock period			6.8		8.0		10.0		13.0	ns
facnt	Maximum internal array clock frequency	(4)	147.1		125.0		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		166.7		125.0		100.0		MHz

Tables 31 and 32 show the EPM7128S AC operating conditions.

Table 3	2. EPM7128S Internal Tim	ing Parameters	No	ote (1)						2	\square
Symbol	Parameter	Conditions				Speed	Grade	•		$\langle \langle \rangle$	Unit
			-	6	-	7	-	10	-	H5	$\left \right\rangle$
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.2		0.5		0.5	\sim	2.0	ns
t _{IO}	I/O input pad and buffer delay			0.2		0.5		0.5	\land	2.0	ns
t _{FIN}	Fast input delay			2.6		1.0	((1.0		2.0	ns
t _{SEXP}	Shared expander delay			3.7		4.0		5.0_	∇	8.0	ns
t _{PEXP}	Parallel expander delay			1.1		0.8		0.8	\sim	1.0	ns
t _{LAD}	Logic array delay			3.0		3.0		5.0		6.0	ns
t _{LAC}	Logic control array delay			3.0		3.0		5.0		6.0	ns
tioe	Internal output enable delay			0.7		∕2.0	\langle	2.0		3.0	ns
OD1	Output buffer and pad delay	C1 = 35 pF		0.4		\ <u></u> 2.0		1.5		4.0	ns
OD2	Output buffer and pad delay	C1 = 35 pF (6)		0.9	$\langle \rangle$	2.5	$\overline{/}$	2.0		5.0	ns
OD3	Output buffer and pad delay	C1 = 35 pF	ĺ ĺ	5.4	/	7.0	\overline{V}	5.5		8.0	ns
ZX1	Output buffer enable delay	C1 = 35 pF		4.0	\sum	4.0⁄		5.0		6.0	ns
ZX2	Output buffer enable delay	C1 = 35 pF (6)		4.5	\sum	4.5		5.5		7.0	ns
ZX3	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns
xz	Output buffer disable delay	C1 = 5 pF	/	4.0	\sum	4.0		5.0		6.0	ns
รบ	Register setup time		1,0/		3.0		2.0		4.0		ns
н	Register hold time		/ 1/.7		2.0		5.0		4.0		ns
FSU	Register setup time of fast input		1.9		3.0		3.0		2.0		ns
FH	Register hold time of fast input		0.6		0.5		0.5		1.0		ns
RD	Register delay	\land		1.4		1.0		2.0		1.0	ns
СОМВ	Combinatorial delay	/		1.0		1.0		2.0		1.0	ns
ic	Array clock delay			3.1		3.0		5.0		6.0	ns
EN	Register enable time	\sim		3.0		3.0		5.0		6.0	ns
GLOB	Global control delay			2.0		1.0		1.0		1.0	ns
PRE	Register preset time	\sim		2.4		2.0		3.0		4.0	ns
CLR	Register clear time			2.4		2.0		3.0		4.0	ns
PIA	PIA delay	(7)		1.4		1.0		1.0		2.0	ns
LPA	Low-power adder	(8)		11.0		10.0		11.0		13.0	ns

Notes to tables:

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 1/3 for more (1) information on switching waveforms.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter (2)must be added to this minimum width if the clear or reset signal incorporates the t_{IAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- The f_{MAX} values represent the highest frequency for pipelined data. (5)
- (6)
- Operating conditions: $V_{CCIO} = 3.3 V \pm 10\%$ for commercial and industrial use. For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, (7) these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The *t_{LPA}* parameter must be added to the *t_{LAD}*, *t_{LAC}*, *t_{IC}*, *t_{EN}*, *t_{SEXP}*, *t_{ACL}*, and *t_{CPPW}* parameters for macrocells running in the low-power mode.

Tables 33 and 34 show the EPM7160S AC operating conditions.

Table 3	3. EPM7160S External Timi	ng Parameters	(Partz	1 04 2)	~ 100						
Symbol	Parameter	Conditions		\geq	\sim	Speed	Grade	e			Unit
			-	6)-	\overline{v}	-1	10	-1	15	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		6.0		7.5		10.0		15.0	ns
t _{SU}	Global clock setup time		3.4		4.2		7.0		11.0		ns
t _H	Global clock hold time		<0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		3.9		4.8		5		8	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time		0.9		1.1		2.0		4.0		ns
t _{AH}	Array clock hold time		1.7		2.1		3.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		6.4		7.9		10.0		15.0	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		6.0		ns
t _{ACL}	Array clock low-time		3.0		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	2.5		3.0		4.0		6.0		ns
t _{одн}	Output data hold time after	C1 = 35 pF (3)	1.0		1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			6.7		8.2		10.0		13.0	ns
fcnt	Maximum internal global clock frequency	(4)	149.3		122.0		100.0		76.9		MHz

Table 33, FPM7160S External Timing Parameters (Pa

Table 3	33. EPM7160S External Tim	ing Parameters	(Part 2	2 of 2)	No	te (1)				2	\bigcirc
Symbol	Parameter	Conditions				Speed	Grade	•		< <	Unit
			-	6	-	7	-1	0	(<i>r</i> i	15	$\left \right>$
			Min	Мах	Min	Max	Min	Мах	Min	Max)
t _{acnt}	Minimum array clock period			6.7		8.2		10.0	\sim	13.0	ns
f _{acnt}	Maximum internal array clock frequency	(4)	149.3		122.0		100.0	$\langle $	76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		166.7		125.0	$\langle \ \rangle$	100.0		MHz

 Table 34. EPM7160S Internal Timing Parameters (Part 1 of 2)
 Note (1)

Symbol	Parameter	Conditions			/	Speed	Grade	\geq			Unit
			-	6	//-	7/	∕>-1	10	-	15	-
			Min	Max	Min	Max	/Min	Max	Min	Мах	
t _{IN}	Input pad and buffer delay			0.2	\sim	0.3		0.5		2.0	ns
t _{IO}	I/O input pad and buffer delay			0.2		0.3		0.5		2.0	ns
t _{FIN}	Fast input delay			2.6	\sum_{i}	3.2		1.0		2.0	ns
t _{SEXP}	Shared expander delay			3.6		4.3		5.0		8.0	ns
t _{PEXP}	Parallel expander delay			1.0		1.3		0.8		1.0	ns
t _{LAD}	Logic array delay		$\overline{//}$	2.8		3.4		5.0		6.0	ns
t _{LAC}	Logic control array delay	(2.8		3.4		5.0		6.0	ns
t _{IOE}	Internal output enable delay		\land	0.7		0.9		2.0		3.0	ns
t _{OD1}	Output buffer and pad delay	C1 = 35 pf	\sum	0.4		0.5		1.5		4.0	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)	∇T	0.9		1.0		2.0		5.0	ns
t _{OD3}	Output buffer and pad delay	C1 = 35 pF	\sim	5.4		5.5		5.5		8.0	ns
t _{ZX1}	Output buffer enable delay	C1 = 35 pF		4.0		4.0		5.0		6.0	ns
t _{ZX2}	Output buffer enable delay \sub	C1=35 pF (6)		4.5		4.5		5.5		7.0	ns
t _{ZX3}	Output buffer enable delay	C1 = 35 pF		9.0		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		6.0	ns
t _{SU}	Register setup time	•	1.0		1.2		2.0		4.0		ns
t _H	Register hold time		1.6		2.0		3.0		4.0		ns
t _{FSU}	Register setup time of fast	>	1.9		2.2		3.0		2.0		ns
t _{FH}	Register hold time of fast input		0.6		0.8		0.5		1.0		ns
t _{RD}	Register delay			1.3		1.6		2.0		1.0	ns
t _{COMB}	Combinatorial delay			1.0		1.3		2.0		1.0	ns
t _{IC}	Array clock delay			2.9		3.5		5.0		6.0	ns
t _{EN}	Register enable time			2.8		3.4		5.0		6.0	ns
t _{GLOB}	Global control delay			2.0		2.4		1.0		1.0	ns
t _{PRE}	Register preset time		İ	2.4		3.0		3.0		4.0	ns

Table 3	4. EPM7160S Internal 1	Timing Parameters	s (Part .	2 of 2)	No	te (1)					\bigcirc
Symbol	Parameter	Conditions				Speed	Grade			$\langle \langle \langle \rangle$	Unit
			-	6	-	7	-'	10	(i	15	$\left \right\rangle$
			Min	Мах	Min	Max	Min	Max	Min	Max	
t _{CLR}	Register clear time			2.4		3.0		3.0	\sim	4.0	ns
t _{PIA}	PIA delay	(7)		1.6		2.0		1.0/	\land	2.0	ns
t _{LPA}	Low-power adder	(8)		11.0		10.0		(11.0)	13.0	ns
											-

- These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more (1)information on switching waveforms.
- This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter (2)must be added to this minimum width if the clear or reset signal incorporates the tLAD parameter into the signal path.
- This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This (3) parameter applies for both global and array clocking.
- These parameters are measured with a 16-bit loadable, enabled, up down counter programmed into each LAB. (4)
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- Operating conditions: $V_{CCIO} = 3.3 V \pm 10\%$ for commercial and industrial use. (6)
- For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, (7) these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EX} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells (8) running in the low-power mode.

Tables 35 and 36 show the EPM7192S AC operating conditions.

Table 3	5. EPM7192S External Timi	ng Parameters (Ra	rt 1 of 2	?) No	nte (1)				
Symbol	Parameter	Conditions			Speed	Grade			Unit
	~		-	7	-1	0	-1	15	
			Min	Мах	Min	Max	Min	Мах	
t _{PD1}	Input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		7.5		10.0		15.0	ns
t _{SU}	Global clock setup time		4.1		7.0		11.0		ns
t _H	Global clock hold time	1	0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.7		5.0		8.0	ns
t _{CH}	Global clock high time		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		4.0		5.0		ns
tASU	Array clock setup time		1.0		2.0		4.0		ns

Altera Corporation

48

Symbol	Parameter	Conditions			Speed	Grade		\sim	Unit
			-	7	-1	0	-1	5	$\langle \rangle$
			Min	Мах	Min	Max	Min	Max	
t _{AH}	Array clock hold time		1.8		3.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF		7.8		10.0	\sim (15.0	ns
t _{ACH}	Array clock high time		3.0		4.0		6.0)	ns
t _{ACL}	Array clock low time		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns
t _{odh}	Output data hold time after clock	C1 = 35 pF (3)	1.0		1.0	\wedge	1.0		ns
t _{CNT}	Minimum global clock period			8.0	h \	10.0		13.0	ns
f _{cnt}	Maximum internal global clock frequency	(4)	125.0		100.0	$\overline{)}$	76.9		MHz
t _{acnt}	Minimum array clock period			8.0	\sqrt{V}	10.0		13.0	ns
facnt	Maximum internal array clock frequency	(4)	125.0		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
		(-7		-10		-15]
			Min	Мах	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.3		0.5		2.0	ns
t _{IO}	I/O input pad and buffer delay			0.3		0.5		2.0	ns
t _{FIN}	Fast input delay	\sim		3.2		1.0		2.0	ns
t _{SEXP}	Shared expander delay			4.2		5.0		8.0	ns
t _{PEXP}	Parallel expander delay	\sim		1.2		0.8		1.0	ns
t _{LAD}	Logic array delay			3.1		5.0		6.0	ns
t _{LAC}	Logic control array delay			3.1		5.0		6.0	ns
t _{IOE}	Internal output enable delay	/		0.9		2.0		3.0	ns
t _{OD1}	Output buffer and pad delay	C1 = 35 pF		0.5		1.5		4.0	ns
t _{OD2}	Output buffer and pad delay	C1 = 35 pF (6)		1.0		2.0		5.0	ns
t _{OD3}	Output buffer and pad delay	C1 = 35 pF		5.5		5.5		7.0	ns
t _{ZX1}	Output butter enable delay	C1 = 35 pF		4.0		5.0		6.0	ns
t _{ZX2}	Output buffer enable delay	C1 = 35 pF (6)		4.5		5.5		7.0	ns
t _{ZX3}	Qutput buffer enable delay	C1 = 35 pF		9.0		9.0		10.0	ns
t _{xz}	Qutput buffer disable delay	C1 = 5 pF		4.0		5.0		6.0	ns
t _{sų}	Register setup time		1.1		2.0		4.0		ns

Symbol	Parameter	Conditions			Speed	Grade		$\langle \rangle$	Unit
			-	7	-1	10	r-1	5	\triangleright
			Min	Мах	Min	Max	Min	Max)
t _H	Register hold time		1.7		3.0	/	- 4.0	>	ns
t _{FSU}	Register setup time of fast input		2.3		3.0		2.0		ns
t _{FH}	Register hold time of fast input		0.7		0.5		10	/	ns
t _{RD}	Register delay			1.4		2.0		1.0	ns
t _{COMB}	Combinatorial delay			1.2		2.0		1.0	ns
t _{IC}	Array clock delay			3.2		5.0		6.0	ns
t _{EN}	Register enable time			3.1	\	5.0		6.0	ns
t _{GLOB}	Global control delay			2.5	\backslash	> 1.0		1.0	ns
t _{PRE}	Register preset time		$\langle \rangle$	2.7		3.0		4.0	ns
t _{CLR}	Register clear time		\sum	2.7	$\langle \cdot \rangle$	3.0		4.0	ns
t _{PIA}	PIA delay	(7)		2.4		1.0		2.0	ns
t _{LPA}	Low-power adder	(8)		10.0N	2	11.0		13.0	ns

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array docking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.




Table 3	7. EPM7256S External Timi	ng Parameters	Note (1)						
Symbol	Parameter	Conditions			Speed	Grade	((\bigcirc	Unit
			-	7	-1	0	-1	5	
			Min	Max	Min	Max	Min	Max	Ś
t _{PD1}	Input to non-registered output	C1 = 35 pF		7.5		10.0 (\sum	15.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF		7.5		10.0	$\left(\left(\right) \right)$	/ 15.0	ns
t _{SU}	Global clock setup time		3.9		7.0		11.0		ns
t _H	Global clock hold time		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		3.0		3.0	\diamond	3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.5		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF		4.7	$\langle V \rangle$	5.0		8.0	ns
t _{CH}	Global clock high time		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		30		4.0		5.0		ns
t _{ASU}	Array clock setup time		0.8	\searrow	2.0		4.0		ns
t _{AH}	Array clock hold time		7.9	\smile	3.0		4.0		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF	/	7.8		10.0		15.0	ns
t _{ACH}	Array clock high time		3.0		4.0		6.0		ns
t _{ACL}	Array clock low time		3.0		4.0		6.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(2)	3.0		4.0		6.0		ns
t _{odh}	Output data hold time after clock	C1 = 35 pF (3)	/ 1.0		1.0		1.0		ns
t _{CNT}	Minimum global clock period			7.8		10.0		13.0	ns
f _{CNT}	Maximum internal global clock frequency	(4)	128.2		100.0		76.9		MHz
t _{ACNT}	Minimum array clock period			7.8		10.0		13.0	ns
f _{acnt}	Maximum internal array clock frequency	(4)	128.2		100.0		76.9		MHz
f _{MAX}	Maximum clock frequency	(5)	166.7		125.0		100.0		MHz

Tables 37 and 38 show the EPM7256S AC operating conditions.

Table 3	8. EPM7256S Internal Tim	ing Parameters No	ote (1)						\bigcirc
Symbol	Parameter	Conditions			Speed	Grade		$\langle \langle \rangle$	Unit
			-	7	-1	0	r-1	5	$\langle \rangle$
			Min	Max	Min	Max	Min	Max)
IN	Input pad and buffer delay			0.3		0.5	\neg	2.0	ns
10	I/O input pad and buffer delay			0.3		9.5	$\sim \sim$	2.0	ns
FIN	Fast input delay			3.4		þ.d		2.0	ns
SEXP	Shared expander delay			3.9		5.0	\searrow	8.0	ns
PEXP	Parallel expander delay			1.1		0.8		1.0	ns
LAD	Logic array delay			2.6		5.0		6.0	ns
t _{LAC}	Logic control array delay			2.6		5.0		6.0	ns
IOE	Internal output enable delay			0.8		2.0		3.0	ns
OD1	Output buffer and pad delay	C1 = 35 pF		0.5	\	1.5		4.0	ns
OD2	Output buffer and pad delay	C1 = 35 pF (6)	\wedge	<1.0 \	$\langle \rangle$	2.0		5.0	ns
OD3	Output buffer and pad delay	C1 = 35 pF		5.5	∇Z	5.5		8.0	ns
ZX1	Output buffer enable delay	C1 = 35 pF	\geq	4.0	\bigtriangledown	5.0		6.0	ns
ZX2	Output buffer enable delay	C1 = 35 pF (6)	(4.5	>	5.5		7.0	ns
ZX3	Output buffer enable delay	C1 = 35 pF	\langle / \rangle	9/0)~		9.0		10.0	ns
хz	Output buffer disable delay	C1 = 5 pF /	\sum	4.0		5.0		6.0	ns
รบ	Register setup time	//	1.1		2.0		4.0		ns
н	Register hold time		1.6		3.0		4.0		ns
FSU	Register setup time of fast input		2.4		3.0		2.0		ns
FH	Register hold time of fast input		0.6		0.5		1.0		ns
RD	Register delay			1.1		2.0		1.0	ns
СОМВ	Combinatorial delay			1.1		2.0		1.0	ns
ic	Array clock delay			2.9		5.0		6.0	ns
EN	Register enable time	\sim		2.6		5.0		6.0	ns
GLOB	Global control delay			2.8		1.0		1.0	ns
PRE	Register preset time	\sim		2.7		3.0		4.0	ns
CLR	Register clear time			2.7		3.0		4.0	ns
PIA	PIA delay	(7)		3.0		1.0		2.0	ns
LPA	Low-power adder	(8)		10.0		11.0		13.0	ns

52

- (1) These values are specified under the recommended operating conditions shown in Table 14. See Figure 13 for more information on switching waveforms.
- (2) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (3) This parameter is a guideline that is sample-tested only and is based on extensive device characterization. This parameter applies for both global and array clocking.
- (4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) The f_{MAX} values represent the highest frequency for pipelined data.
- (6) Operating conditions: $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial and industrial use.
- (7) For EPM7064S-5, EPM7064S-6, EPM7128S-6, EPM7160S-6, EPM7160S-7, EPM7192S-7, and EPM7256S-7 devices, these values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (8) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in the low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} in MHz) for MAX 7000 devices is calculated with the following equation:

$$P = P_{INT} + P_{IO} = I_{CCINT} \times \sqrt{V_{CC} + P_{IO}}$$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Rower for Altera Devices)*.

The I_{CCINT} value, which depends on the switching frequency and the application logic, is calculated with the following equation:

I_{CCINT} =

$$\mathbf{A} \times \mathbf{MC}_{\mathrm{TON}} + \mathbf{B} \times (\mathbf{MC}_{\mathrm{DEV}} - \mathbf{MC}_{\mathrm{TON}}) + \mathbf{C} \times \mathbf{MC}_{\mathrm{USED}} \times \mathbf{f}_{\mathbf{MAX}} \times \mathbf{tog}_{\mathbf{LC}}$$

The parameters in this equation are shown below:

MC_{TON} = Number of macrocells with the Turbo Bit option turned on, as reported in the MAX+PLUS II Report File (**.rpt**) MC_{DEV} = Number of macrocells in the device

MC_{DEV} MC_{USED}

t_{MAX}

tog_{LC}


Έ. С

- GED = Total number of macrocells in the design, as reported in the MAX+PLUS II Report File (.rpt)
 - = Highest clock frequency to the device
 - = Average ratio of logic cells toggling at each clock (typically 0.125)
 - = Constants, shown in Table 39


Altera Corporation


Device	А	В	$\langle c \rangle$
EPM7032	1.87	0.52	0.144
EPM7064	1.63	0.74	(0.144
EPM7096	1.63	0.74	0.144
EPM7128E	1.17	0.54	0.096
EPM7160E	1.17	0,54	0.096
EPM7192E	1.17	0.54	0.096
EPM7256E	1.17	0.54	0.096
EPM7032S	0.93	0.40	0.040
EPM7064S	0.93	0.40	0.040
EPM7128S	0.93	Ø.40	0.040
EPM7160S	0.93	0.40	0.040
EPM7192S	0.93	/ 0.40	0.040
EPM7256S	0.93	0.40	0.040


This calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load/Actual I_{CC} values should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.





EPM7096













(1) The pin functions shown in parenthesis are only available in MAX 7000E and MAX 7000S devices.


(2) JTAG ports are available in MAX 7000S devices only.


60





Altera Corporation





Revision History

The information contained in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.6 supersedes information published in previous versions. The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.6:

Version 6.6

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.6:

Added Tables 6 through 8.

Version 6.5

The following changes were made in the MAX 7009 Programmable Logic Device Family Data Sheet version 6.5:

Updated text on page

Version 6.4

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.4:

Added Note (5) on page 28.

Version 6.3

The following changes were made in the MAX 7000 Programmable Logic Device Family Data Sheet version 6.3:

Updated the "Open-Drain Output Option (MAX 7000S Devices Only)" section on page 20.

64



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: lit_req@altera.com

66

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right

to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services

