

**Vishay Semiconductors** 

# Infrared Transceiver Module (SIR, 115.2 kbit/s) for IrDA<sup>®</sup> applications

#### Description

The TFDU4300 is a low profile (2.5 mm) infrared transceiver module with independent logic reference voltage ( $V_{logic}$ ) for low voltage IO interfacing. It is compliant to the latest IrDA<sup>®</sup> physical layer standard for fast infrared data communication, supporting IrDA<sup>®</sup> speeds up to 115.2 kbit/s (SIR) and carrier based remote control. The transceiver module consists of a PIN photodiode, an infrared emitter (IRED), and a low-power control IC to provide a total front-end solution in a single package.

This device covers an extended IrDA<sup>®</sup> low power range of close to 1 m. With an external current control resistor the current can be adjusted for shorter ranges.

This Vishay SIR transceiver is built in a new smaller package using the experiences of the lead frame BabyFace technology.

#### Features

- Compliant to the latest IrDA<sup>®</sup> physical layer specification (9.6 kbit/s to 115.2 kbit/s) and TV Remote Control, bi-directional operation included.
- Operates from 2.4 V to 5.5 V within specification over full temperature range from - 30 °C to + 85 °C
- Logic voltage 1.5 V to 5.5 V is independent of IRED driver and analog supply voltage
- Split power supply, transmitter and receiver can be operated from two power supplies with relaxed requirements saving costs, US Patent No. 6,157,476
- Extended IrDA<sup>®</sup> Low Power range to about 70 cm
- Typical Remote Control range 12 m
- Low power consumption (< 0.12 mA supply current)</li>
- Power shutdown mode (< 5 μA shutdown current in full temperature range, up to 85 °C)

#### Applications

- Ideal for battery operated applications
- Telecommunication products (cellular phones, pagers)
- Digital still and video cameras
- · Printers, tax machines, photocopiers, screen
- projectors
- Medical and industrial data collection
- Diagnostic systems



The Rxd output pulse width is independent of the optical input pulse width and stays always at a fixed pulse width thus making the device optimum for standard Endecs. TFDU4300 has a tri-state output and is floating in shut-down mode with a weak pull-up.

- Surface mount package, low profile (2.5 mm) - (L/8)5 mm × H 2.5 mm × W 2.9 mm)
- High efficiency emitter
- Low profile (universal) package capable of surface mount soldering to side and top view orientation
- Directly interfaces with various Super I/O and controller devices as e.g. TOIM4232
- Tri-state-receiver output, floating in shut down with a weak pull-up
- Compliant with IrDA background light specification
- EMI immunity in GSM bands > 300 V/m verified
- Lead(Pb)-free device
- Device in accordance to RoHS 2002/95/EC and WEEE 2002/96EC
- Notebook computers, desktop PCs, Palmtop computers (Win CE, Palm PC), PDAs
- Internet TV boxes, video conferencing systems
- External infrared adapters (Dongles)
- Data loggers
- GPS
- Kiosks, POS, Point and Pay devices including IrFM - applications


### **Vishay Semiconductors**



#### Parts Table

Part	Description	Qty / Reel
TFDU4300-TR1	Oriented in carrier tape for side view surface mounting	750 pcs
TFDU4300-TR3	Oriented in carrier tape for side view surface mounting	2500 pcs
TFDU4300-TT1	Oriented in carrier tape for top view surface mounting	750 pcs
TFDU4300-TT3	Oriented in carrier tape for top view surface mounting	2500 pcs

### **Functional Block Diagram**




### **Pin Description**

Pin Number	Function	Description	I/O	Active
1	V <sub>CC2</sub> IRED Anode	Connect IRED anode directly to the power supply (V <sub>CC2</sub> ). IRED current can be decreased by adding a resistor in series between the power supply and IRED anode. A separate unregulated power supply can be used at this pin.		
2	IRED Cathode	IRED Cathode, internally connected to the driver transistor		
3	Txd	This Schmitt-Trigger input is used to transmit serial data when SD is low. An on-chip protection circuit disables the LED driver if the Txd pin is asserted for longer than 300 $\mu$ s. The input threshold voltage adapts to and follows the logic voltage swing defined by the applied V <sub>logic</sub> voltage.	I	HIGH
4	Rxd	Received Data Output, push-pull CMOS driver output capable of driving standard CMOS or TTL loads. During transmission the Rxd output is inactive. No external pull-up or pull-down resistor is required. Floating with a weak pull-up of 500 k $\Omega$ (typ.) in shutdown mode. The voltage swing is defined by the applied V <sub>logic</sub> voltage	0	LOW
5	SD	Shutdown. The input threshold voltage adapts to and follows the logic voltage swing defined by the applied V <sub>logic</sub> voltage.	I	HIGH
6	Vçcı	Supply Voltage		
7	V togic	$V_{logic}$ defines the logic voltage level of the I/O ports to adap the logic voltage swing to the IR controller. The Rxd output range is from 0 V to V <sub>logic</sub> , for optimum noise suppression the inputs- logic decision level is 0.5 x V <sub>logic</sub>	Ι	
8	GND	Ground		



# VISHAY

Pinout TFDU4300 weight 75 mg



#### **Definitions:**

In the Vishay transceiver data sheets the following nomenclature is used for defining the  ${\rm IrDA}^{^{(\!\!\!\!\)}}$  operating modes:

SIR: 2.4 kbit/s to 115.2 kbit/s, equivalent to the basic serial infrared standard with the physical layer version IrPhy 1.0

MIR: 576 kbit/s to 1152 kbit/s

FIR: 4 Mbit/s VFIR: 16 Mbit/s

MIR and FIR were implemented with IrPhy 1.1, followed by IrPhy 1.2, adding the SIR Low Power Standard. IrPhy 1.3 extended the Low Power Option to MIR and FIR and VFIR was added with IrPhy 1.4.A new version of the standard in any case obsoletes the former version.

With introducing the updated versions the old versions are obsolete. Therefore the only valid IrDA® standard is the actual version IrPhy 1.4 (in Oct. 2002).

#### **Absolute Maximum Ratings**

Reference point Ground (pin 8) unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameter	Test Conditions	Symbol	Min	Тур.	Max	Unit
Supply voltage range, transceiver	- 0.3 V < V <sub>CC2</sub> < 6 V - 0.5 V < V <sub>logic</sub> < 6 V	V <sub>CC1</sub>	<ul><li>✓ - 0.5</li></ul>		+ 6.0	V
Supply voltage range, transmitter	- 0.5 V < V <sub>CC1</sub> < 6 V - 0.5 V < V <sub>logic</sub> < 6 V	V <sub>CC2</sub>	- 0.5		+ 6.0	V
Supply voltage range, V <sub>logic</sub>	$-0.5 V < V_{CC1} < 6 V$ $-0.3 V < V_{CC2} < 6 V$	V <sub>logic</sub>	- 0.5		+ 6.0	V
Rxd output voltage	$-0.5 V < V_{CC1} < 6 V$ $-0.3 V < V_{logic} < 6 V$	V <sub>Rxd</sub>	- 0.5		V <sub>logic</sub> + 0.5	V
Voltage at all inputs	Note: $V_{in} \ge V_{CQ1}$ is allowed	V <sub>IN</sub>	- 0.5		+ 6.0	V
Input current	for all pins, except IRED anode pin				10	mA
Output sinking current					25	mA
Power dissipation	see derating curve	PD			250	mW
Junction temperature		ТJ			125	°C
Ambient temperature range (operating)	$\land$	T <sub>amb</sub>	- 30		+ 85	°C
Storage temperature range		T <sub>stg</sub>	- 40		+ 100	°C
Soldering temperature	see recommended solder profile				260	°C
Average output current, pin 1	$\searrow$	I <sub>IRED(DC)</sub>			125	mA
Repetitive pulsed output current, pin 1 to pin 2	t < 90 μs, t <sub>on</sub> < 20 %	I <sub>IRED(RP)</sub>			600	mA

#### **Vishay Semiconductors**



#### Eye safety information

Parameter	Test Conditions	Symbol	Min	Тур.	Max	Unit
Virtual source size	Method: (1-1/e) encircled energy	d	1.3	1.8		mm
Maximum intensity for class 1	IEC60825-1 or EN60825-1, edition Jan. 2001, operating below the absolute maximum ratings	I <sub>e</sub>			*) (500) <sup>**)</sup>	mW/sr

 $^{\ast)}$  Due to the internal limitation measures the device is a "class 1" device under all conditions.

 $^{\star\star)}$  IrDA specifies the max. intensity with 500 mW/sr.

Note: We apologize to use sometimes in our documentation the abbreviation LED and the word Light Emitting Diode instead of Infrared Emitting Diode (IRED) for IR-emitters. That is by definition wrong; we are here following just a bad trend.

Typical values are for design aid only, not guaranteed nor subject to production testing and may vary with time.



### **Electrical Characteristics**


#### Transceiver

Tested @  $T_{amb}$  = 25 °C,  $V_{CC1}$  =  $V_{CC2}$  = 2.7 V to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameter	Test Conditions	Symbol	Min	Тур.	Max	Unit
Supply voltage	Remark: For 2.4 V < $V_{CC1}$ < 2.6 V @ $T_{amb}$ < - 25 °C a minor reduction of the receiver sensitivity may occur	V <sub>CC1</sub>	2.4		5.5	> v
Idle supply current @ $V_{CC1}$ (receive mode, no signal)	SD = Low, $E_e = 1 \text{ klx}^*$ , $T_{amb} = -25 \text{ °C to} + 85 \text{ °C}$ , $V_{CC1} = V_{CC2} = 2.7 \text{ V to} 5.5 \text{ V}$	I <sub>CC1</sub>		90	130	μΑ
	SD = Low, $E_e = 1 \text{ klx}^*$ , $T_{amb} = 25 \text{ °C}$ , $V_{CC1} = V_{CC2} = 2.7 \text{ V to } 5.5 \text{ V}$	I <sub>CC1</sub>		75		μΑ
Idle supply current @ V <sub>logic</sub> (receive mode, no signal)	SD = Low, E <sub>e</sub> = 1 klx <sup>*)</sup> , V <sub>log</sub> , pin 7, no signal, no load @ Rxd	I <sub>log</sub>			1	μA
Average dynamic supply current, transmitting	I <sub>IRED</sub> = 300 mA, 20 % Duty Cycle	I <sub>CC1</sub>	$\langle \rangle$	>	0.65	mA
Standby supply current	SD = High, T = 25 °C, $E_e = 0$ klx		$\square$		0.1	μA
	SD = High, T = 70 °C	<b>I</b> SD			2	μA
	SD = High, T = 85 °C	, ₽SI	V		3	μA
Standby supply current, V <sub>logic</sub>	no signal, no load		$\geq$		1	μA
Operating temperature range		V.	- 30		+ 85	°C
Output voltage low, Rxd	C <sub>Load</sub> = 15 pF	V <sub>OL</sub>	- 0.5		$0.15 \ \mathrm{x} \ \mathrm{V}_{\mathrm{logic}}$	V
Output voltage high, Rxd	I <sub>OH</sub> = - 500 μA	V <sub>OH</sub>	$0.8  ext{ v}_{ ext{logic}}$		V <sub>logic</sub> + 0.5	V
	I <sub>OH</sub> = - 250 μA, C <sub>Load</sub> = 15 pF	V <sub>OH</sub>	$0.9 \ \mathrm{x} \ \mathrm{V}_{\mathrm{logic}}$		V <sub>logic</sub> + 0.5	V
Rxd to V <sub>CC1</sub> impedance		R <sub>Rxd</sub>	400	500	600	kΩ
Input voltage low (Txd, SD)		V <sub>IL</sub>	- 0.5		0.5	V
Input voltage high (Txd, SD)	CMOS level <sup>**)</sup> , $V_{\text{logic}} \ge 2.5 V$	$v_{H}$	V <sub>logic</sub> - 0.5		6	V
Input voltage high (Txd, SD)	CMOS level <sup>**)</sup> , V <sub>logic</sub> < 2.5 V	V <sub>IH</sub>	0.8 x V <sub>logic</sub>		6	V
Input leakage current (Txd, SD)	V <sub>IN</sub> = 0.9/x-V <sub>togic</sub>	I <sub>ICH</sub>	- 2		+ 2	μA
Controlled pull down current	SD, Txd = "0" to "1" V <sub>IN</sub> < 0.15 V <sub>logic</sub>	I <sub>IRTx</sub>			+ 150	μΑ
	SD, Txd = "0" to "1", V <sub>IN</sub> > 0.7 V <sub>logic</sub>	I <sub>IRTx</sub>	- 1	0	1	μΑ
Input capacitance (Txd, SD)	$\langle \rangle$	C <sub>IN</sub>			5	pF

\*) Standard illuminant A

<sup>\*\*)</sup> To provide an improved immunity with increasing  $V_{\text{logic}}$  the typical threshold level is increasing with  $V_{\text{logic}}$  and set to 0.5 x  $V_{\text{logic}}$ . It is recommended to use the specified min/max values to avoid increased operating current.



#### **Vishay Semiconductors**



### **Optoelectronic Characteristics**

#### Receiver

Tested @  $T_{amb} = 25$  °C,  $V_{CC1} = V_{CC2} = 2.7$  V to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing

ypical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.									
Parameter	Test Conditions	Symbol	Min	Тур.	Max	Unit			
Minimum irradiance E <sub>e</sub> in	9.6 kbit/s to 115.2 kbit/s	E <sub>e</sub>		40	80	mW/m²			
angular range **)	$\lambda = 850 \text{ nm} - 900 \text{ nm}$ $\alpha = 0^{\circ}, 15^{\circ}$			(4)		(µW/cm²)			
Maximum Irradiance E <sub>e</sub> In	$\lambda = 850 \text{ nm} - 900 \text{ nm}$	E <sub>e</sub>		5		kW/m <sup>2</sup>			
Angular Range ***)				(500)	$\left( \left( \right) \right)$	(mW/cm <sup>2</sup> )			
Maximum no detection	$\lambda = 850 \text{ nm} - 900 \text{ nm}$	E <sub>e</sub>	4		$\langle \langle \rangle \rangle$	mW/m <sup>2</sup>			
irradiance	t <sub>r</sub> , t <sub>f</sub> < 40 ns,		(0.4)			(µW/cm <sup>2)</sup>			
	t <sub>po</sub> = 1.6 μs @ f = 115 kHz,				$1 \land$				
	no output signal allowed								
Rise time of output signal	10 % to 90 %, $C_L = 15 \text{ pF}$	t <sub>r(Rxd)</sub>	20	$\langle \ \rangle$	/100	ns			
Fall time of output signal	90 % to 10 %, $C_L = 15 \text{ pF}$	t <sub>f(Rxd)</sub>	20	/	100	ns			
Rxd pulse width of output signal	input pulse length > 1.2 $\mu$ s	t <sub>PW</sub>	1.65	2.0	3.0	μs			
Stochastic jitter, leading edge	input irradiance = 100 mW/m <sup>2</sup> , $\leq$ 115.2 kbit/s		$\wedge$	$\Diamond$	250	ns			
Standby /Shutdown delay,	after shutdown active or			~	150	μs			
receiver startup time	power-on	$\land$							
Latency		tL	$\bigvee \neg \lor$	100	150	μs			

\*) Equivalent to IrDA® Background Light and Electromagnetic Field Test: Fluorescent Lighting Immunity.

<sup>\*\*</sup>) IrDA sensitivity definition: **Minimum Irradiance E<sub>e</sub> In Angular Range**, power per unit) area. The receiver must meet the BER specification while the source is operating at the minimum intensity in angular range into the minimum half-angular range at the maximum Link Length.

\*\*\*) **Maximum Irradiance E<sub>e</sub> In Angular Range**, power per unit area. The optical delivered to the detector by a source operating at the maximum intensity in angular range at Minimum Link Length must not cause receiver overdrive distortion and possible ralated link errors. If placed at the Active Output Interface reference plane of the transmitter, the receiver must meet its bit error ratio (BER). For more definitions see the document "Symbols and Terminology" on the Vishay Website (http://www.vishay.com/docs/82512/82512.pdf).

6





#### Transmitter

Tested @  $T_{amb}$  = 25 °C,  $V_{CC1}$  =  $V_{CC2}$  = 2.7 V to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

Parameter	Test Conditions	Symbol	Min	Тур.	Max	Unit
IRED operating current limitation	No external resistor for current limitation <sup>*)</sup>	Ι <sub>D</sub>	250	300	350	mA
Forward voltage of built-in IRED	l <sub>f</sub> = 300 mA	V <sub>f</sub>	1.4	1.8	1.9	V
Output leakage IRED current	Txd = 0 V, 0 < V <sub>CC1</sub> < 5.5 V	I <sub>IRED</sub>	- 1			🔍 μΑ
Output radiant intensity	$\alpha$ = 0 °, 15 ° Txd = High, SD = Low	l <sub>e</sub>	30	65	$\sum$	mW/sr
	$V_{CC1} = 5.0 \text{ V}, \alpha = 0^{\circ}, 15^{\circ}$ Txd = Low or SD = High (Receiver is inactive as long as SD = High)	Ι <sub>e</sub>			0.04	mW/sr
Output radiant intensity, angle of half intensity		α	(	(±24)		0
Peak - emission wavelength**)		λ <sub>p</sub>	880	$\bigtriangledown$	900	nm
Spectral bandwidth		Δλ		45		nm
Optical rise time, fall time		t <sub>ropt</sub> , t <sub>fopt</sub>			100	ns
Optical output pulse duration	input pulse width $1.6 < t_{Txd} < 20$ µs	t <sub>opt</sub>	t <sub>Txd</sub> -0.15	>	t <sub>Txd</sub> + 0.15	μs
	input pulse width $t_{Txd} \geq 20~\mu s$	t <sub>opt</sub>	$\langle \rangle \rangle$	20	300	μS
Optical overshoot		$\sim$			25	%

<sup>\*)</sup> Using an external current limiting resistor is allowed and recommended to reduce URED intensity and operating current when current reduction is intended to operate at the IrDA<sup>®</sup> low power conditions. E g, for  $V_{C62} = 3.3$  V a current limiting resistor of  $R_S = 56 \Omega$  will allow a power minimized operation at IrDA<sup>®</sup> low power conditions.

\*\*) Note: Due to this wavelength restriction compared to the IrDA spec of 850 nm to 900 nm the transmitter is able to operate as source for the standard Remote Control applications with codes as e.g. Phillips RC5/RC6® or RECS 80.

#### **Recommended Circuit Diagram**

Operated with a clean low impedance power supply the TFDU4300 needs no additional external components. However, depending on the entire system design and board layout, additional components may be required (see figure 1).




Figure 1. Recommended Application Circuit

#### \*) R1 is optional when reduced intensity is used

The capacitor C1 is buffering the supply voltage and eliminates the inductance of the power supply line. This one should be a Tantalum or other fast capacitor to guarantee the fast rise time of the IRED current. The resistor R1 is the current limiting resistor, which may be used to reduce the operating current to levels below the specified controlled values for saving battery power.

Vishay's transceivers integrate a sensitive receiver and a built-in power driver. The combination of both needs a careful circuit board layout. The use of thin, long, resistive and inductive wiring should be avoided. The shutdown input must be grounded for normal operation, also when the shutdown function is not used.

# Table 1. Recommended Application Circuit Components

Compo nent	Recommended Value	Vishay Part Number
C1	4.7 µE 16 V	293D 475X9 016B
C2	0.1 p.E. Cexamic	VJ 1206 Y 104 J XXMT
R1	depends on currept to be adjusted	
R2	47Ω, 0.125 W	CRCW-1206-47R0-F-RT1

8



The inputs (TXD, SD) and the output RXD should be directly connected (DC - coupled) to the I/O circuit. The capacitor C2 combined with the resistor R2 is the low pass filter for smoothing the supply voltage. R2, C1 and C2 are optional and dependent on the quality of the supply voltages VCC1 and injected noise. An unstable power supply with dropping voltage during transmision may reduce the sensitivity (and transmission range) of the transceiver.

The placement of these parts is critical. It is strongly recommended to position C2 as close as possible to the transceiver pins.

When extended wiring is used as in bench tests the inductance of the power supply can cause dynamically a voltage drop at VCC2. Often some power supplies are not able to follow the fast current rise time. In that case another  $4.7\mu F$  (type, see table under C1) at VCC2 will be helpful.

Under extrem EMI conditions as placing an RF-transmitter antenna on top of the transceiver, we recommend to protect all inputs by a low-pass filter, as a minimum a 12 pF caoacitor, especially at the RXD port. The transceiver itself withstands EMI at a GSM frequencies above 500 V/m. When interference is observed, the wring to the inputs picks it up. It is verified by DPI measurements that as long as the interfering RF -voltage is below the logic threshold levels of the inputs and equivalent levels at the outputs no interferences are expected.

One should keep in mind that basic RF - design rules for circuits design should be taken into account. Especially longer signal lines should not be used without termination. See e.g. "The Art of Electronics" Paul Horowitz, Winfield Hill, 1989, Cambridge University Press, ISBN: 0521370957.







Figure 2 shows an example of a typical application for to work with low voltage logic (connected to  $V_{DD}$ ), a seperate supply voltage  $V_S$  and using the transceiver with the IRED Anode connebcted to the unregulated battery  $V_{batt}$ . This method reduces the peak load of the regulated power supply and saves therefore costs. Alternatively all supplies can also be tied to only one voltage source. R1 and C1 are not used in this case and are depending on the circuit design in most cases not necessary.

#### I/O and Software

In the description, already different I/Os are mentioned. Different combinations are tested and the function verified with the special drivers available from the I/O suppliers. In special cases refer to the I/O manual, the Vishay application notes, or contact directly Vishay Sales, Marketing or Application. For operating at RS232 ports the ENDEC TOIM4232 is recommended.



#### **Current Derating Diagram**

Figure 3 shows the maximum operating temperature when the device is operated without external current limiting resisor.




Figure 3. Current Derating Diagram

## Vishay Semiconductors



### Table 2. Truth table

Inputs			Outp	uts	Remark	
SD	Txd	Optical input Irradiance mW/m <sup>2</sup>	Rxd	Transmitter	Operation	
high > 1 ms	x	X	weakly pulled (500 k $\Omega$ ) to V <sub>CC1</sub>	0	Shutdown	
low	high	x	high inactive	Ι <sub>e</sub>	Transmitting	
low	high > 50 μs	x	high inactive	0	Protection is active	
low	low	< 4	high inactive	0	Ignoring low signals below the IrDA <sup>®</sup> defined threshold for noise immunity	
low	low	> Min. irradiance E <sub>e</sub> < Max. irradiance E <sub>e</sub>	low (active)	0	Response to an IrDA <sup>®</sup> compliant optical input signal	
low	low	> Max. Irradiance E <sub>e</sub>	undefined	0	Overload conditions can cause unexpected outputs	

www.vishay.com 10



#### **Vishay Semiconductors**

#### Recommended Solder Profiles for TFDU4100 Solder Profile for Sn/Pb soldering





Figure 4. Recommended Solder Profile for Sn/Pb soldering


#### Lead-Free, Recommended Solder Profile

The TFDU4300 is a lead-free transceiver and qualified for lead-free processing. For lead-free solder paste like  $Sn_{(3.0 - 4.0)}Ag_{(0.5 - 0.9)}Cu$ , there are two standard reflow profiles: Ramp-Soak-Spike (RSS) and Ramp-To-Spike (RTS). The Ramp-Soak-Spike profile was developed primarily for reflow ovens heated by infrared radiation. With widespread use of forced convection reflow ovens the Ramp-To-Spike profile is used increasingly. Shown below in figure 5 is Vishay's recommended profile for use with the TFDU4300 transceivers. For more details please refer to Application note: <u>SMD Assembly Instruction</u>.




**TFDU4300** 







#### Package Dimensions in mm



2.1

0.95



PICK + PLACE AREA

18100





Drawing-No.: 6.550-5252.01-4 Issue: 1; 17.01.03

1.85


<u>R1.1</u>

3

<u>R1.1</u>

3

0.2




Document Number 82614 Rev. 1.4, 20-Jan-05

## Vishay Semiconductors



### **Reel Dimensions**




Tape WidthA max.N $W_1$ min. $W_2$ max. $W_3$ min. $W_3$ max.								
mm	mm	mm	mm	mm	mm	mm		
16	180	60	16.4	22.4	15.9	19.4		
16	330	50	16.4	22.4	15.9	19.4		

 $\bigcirc$ 




### **Vishay Semiconductors**

#### **Tape Dimensions in mm**




## Vishay Semiconductors





18307





#### **Vishay Semiconductors**

#### **Ozone Depleting Substances Policy Statement**

It is the policy of Vishay Semiconductor GmbH to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operatingsystems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

Vishay Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B/and C (transitional substances) respectively.

Vishay Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use Vishay Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify Vishay Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

Vishay Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423