

QS7785CF/QS7785PF

QSound Multi-Speaker System

Device Specifications - Preliminary Information

Overview:

The QS7785 is a 3D audio processor IC that creates 5 speaker surround sounds from 2 channel stereo source using QSurround TM technology developed and licensed by QSound Labs, Inc. This chip synthesizes and outputs surround sounds from 2 channel stereo signal for surround speakers as well as an enhanced stereo sound for front speakers.


Feature:


- 3D synthesized surround sound for left and right surround speakers
- 3D stereo sound enhancement for left and right front speakers
- Center speaker output
- Parallel and serial digital interface for mode control
 - QS7785CF for I²C 2 control pins serial interface
 - QS7785PF for 3 control pins serial interface (Data, Clock and Strobe)
- DC 5 to 13 volt supply
- 48-pin QFP packaging

Application:

- Audio systems including TV, AV amps, DVD, VCD, SVCD and VCR
- Resynthesis of multi-speaker output from down-mixed surround source. (DVD etc)
- Car audio
- Computer-based multimedia products, including sound cards, powered loud speakers

Pin Configuration:






3 Controls Serial Interface

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 1 of 10





Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 2 of 10



QS7785CF/QS7785PF QSound Multi-Speaker System

Device Specifications - Preliminary Information

Pin Functions:

Number	mber Name		I/O	Description
	Parallel S	Serial		
1	Q1CC4		O	Capacitor
2	Q1DC1		I	Capacitor
3	Q1DC2		I	Capacitor
4	Q1DC3		I	Capacitor
5	Q1DC4		I	Capacitor
6	GND		-	Ground
7	V_{DIG}		-	Digital power supply
8	P/S		I	Interface mode control (H: parallel I/O, L:\serial I/O)
9	SPD		I	Front enhancementcontrol (H: high spread, L: tow/spread)
		STRB	I	Serial data strobe(Not applicable to I ² C of QS7785CF)
10	MONO		I	Monaural to virtual stereo control (See operating mode for detail)
11	CNT		I	Center output control (H: center on, L: center off)
12	BYP		Ī	Bypass control (See operating mode for detail)
		SDA	I/O	Serial data input (also ACK) data output for I ² C of QS7785CF)
13	SUR	5511	I	Surround output control (See operating mode for detail)
		SCL	Ī	Serial data shift clock
14	BASS	BCL	Ī	Bass boost control (H. on, L: off)
15	MUTE		I	Output mute control (H: mute on, L: mute off)
16	PSAVE		I	Power save control (H: power save on, L: power save off)
17	V _{REF} OUT		0	Buffered reference voltage (V _{ANA} /2)
18	N/C (Not used)		_	- Duricied reference (Straige (V ANA/2)
19	V _{REF} IN		_	Signal reference input (Self biased to V _{ANA} /2)
20	CClp		I	Capacitor /
21	CIN		I	Center signal input to mix with front signal
22	COUT		0	Center signal input to finx with front signal Center signal output
23	SLOUT		0	Surround/left signal output
24	SROUT		0	Surround right signal output
25				
	26 FROUT O Front-right signal output			
27	QXBC4		1	Capacitor
28	QXBC3		<u></u>	Capacitor
29	QXBC2		7	Capacitor
30			ī	Capacitor
31	QXBC1		1	Analog power supply
32	V _{ANA} QXAC4		I	Capacitor
		\wedge		Capacitor
33	QXAC3		$\frac{1}{\sqrt{1}}$	
35	QXAC2	$\overline{}$	I	Capacitor
	QXAC1	601		Capacitor Availing right input for the base beast (Enabled on DASS – II)
36	BASinR	9/-) I	Auxiliary right input for the bass boost (Enabled on BASS = H)
37	RIN	\longrightarrow	-	Right channel signal input
38	LIN		I I	Left channel signal input
39	BASinL MSC6			Auxiliary left input for the bass boost (Enabled on BASS = H)
40	MSC5		I	Capacitor
41			I	Capacitor
	42 MSC4		I	Capacitor
43	MSC3		I	Capacitor
44	MSC2		I	Capacitor
45	MSC		I	Capacitor
	46 Q1CC1		I	Capacitor
47	Q1CC2		I	Capacitor
48	48 Q1CC3		I	Capacitor

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 3 of 10

Electrical Specification:

Parameter	Symbol	Rating	Unit
Supply voltage range (analog)	V _{ANA}	-0.3 to 15, and $V_{ANA} > V_{DIG}$ -0.3	V
Supply voltage range (digital)	V_{DIG}	-0.3 to 7	V v
Input voltage range (analog)	V_{IANA}	-0.3 to V _{ANA} +0.3	> v
Input voltage range (digital)	$V_{ m IDIG}$	-0.3 to $V_{DIG} + 0.3$	V
Power dissipation	P_{D}		mW
Storage temperature range	Tstg	-40 to 125	°C
Soldering temperature	T_{SLD}	255	°C
Soldering time	$t_{ m SLD}$	10	Sec

Recommended Operating Condition


Parameter	Symbol	Limits	Unit
Operating voltage (analog)	V_{ANA}	5 to 13 and V _{ANA} ≥V _{DIG}	V
Operating voltage (digital)	V_{DIG}	4.5 to 5.5	V
Operating temperature range	T_{OPR}	0 to 70	°C

Electrical Chracteristics


(VANIA	$=9V V_{DIC}$	=5V TA	$=25^{\circ}C_{1}$	inless	otherwise	noted)

Parameter Symbol Condition Limits/min Limits/mp Limits/max Unit	Electrical Chracteristics			=9V,V _{DIG} =5V			
Analog input impedance2 Z _{AIN2} L _{INS} R _{IN} 20	Parameter		Condition	Limits/min	Limits/typ	Limits/max	
Analog input impedance1 Z _{AIN1} LINN RIN 20	Input voltage	$V_{\rm IN1}$				1.1	V_{RMS}
Reference voltage out Vana/2 Vana	Analog input impedance1			/>			kΩ
Reference voltage out VREFOUT VANA/2 V VANA/2	Analog input impedance2	Z_{AIN2}		1/			
LOW level input voltage	Reference voltage out	V_{REFOUT}		<u> </u>	$V_{ANA}/2$		V
High level input current IH VIN=VCC	HIGH level input voltage	V_{IH}		2.4			
LOW level input current III	LOW level input voltage	$V_{\rm IL}$				0.5	V
SCL width HIGH	HIGH level input current	I_{IH}	$V_{IN}=V_{CC}$				μΑ
SCL width LOW 12	LOW level input current	I_{IL}	V _{IN} =GND				μΑ
Set-up time, SDA to SCL t3 250 nS	SCL width HIGH	t_1		4.0			μS
Hold time, SCL to SDA	SCL width LOW	t_2		4.7			μS
Set-up time, SCL to STRB ts	Set-up time, SDA to SCL	t ₃		250			nS
STRB width HIGH t6 5.0 µS Hold time, SDA to SCL tHD:STA 4.0 µS Set-up time, SCL to SDA tSU:STA 4.0 µS Hold time, SCL to SDA tHD:DAT 5.0 µS Set-up time, SDA to SCL tSU:DAT 250 nS SCL width HIGH tHIGH 4.0 µS SCL width LOW tLOW 4.7 µS SCL rise time tR 1000 nS SCL fall time tF 300 nS Operating current (analog) IANA 10 mA Operating current (digital) IDMG 0.3 mA Standby current (digital) IDMGSAVE 0.035 mA Signal to Noise Ratio SN 96 dB Frequency Response F 20 20k HZ Total Harmonic Distortion THDF FLIN, SPREAD=HIGH, NO CLIPPING 0.025 %	Hold time, SCL to SDA	t ₄	, i	5.0			μS
Hold time, SDA to SCL	Set-up time, SCL to STRB	t ₅		250			nS
Set-up time, SCL to SDA	STRB width HIGH	t ₆		5.0			μS
Set up time, SCL to SDA	Hold time, SDA to SCL	t _{HD;STA}		4.0			μS
Set-up time, SDA to SCL	Set-up time, SCL to SDA	t _{SU;STA}		4.0			μS
SCL width HIGH	Hold time, SCL to SDA	$t_{\rm HD;DAT}$		5.0			μS
SCL width LOW	Set-up time, SDA to SCL	t _{SU;DAT}		250			nS
SCL rise time t _R 1000 nS	SCL width HIGH	t _{HIGH}		4.0			μS
SCL fall time t _F 300 nS Operating current (analog) I _{ANA} 10 mA Operating current (digital) I _{DG} 0.3 mA Standby current (analog) I _{ANASAVR} 0.1 mA Standby current (digital) I _{DGSAVE} 0.035 mA Signal to Noise Ratio SN 96 dB Frequency Response F 20 20k Hz Total Harmonic Distortion THD _F FLIN, SPREAD=HIGH, NO CLIPPING 0.025 %	SCL width LOW	t_{LOW}		4.7			-
Operating current (analog) Operating current (digital) Operating current (digital) Operating current (digital) Standby current (analog) Lanasave Standby current (digital) December 1 December 2 December 2 December 3 December 3 December 3 December 4	SCL rise time	t_R))			1000	nS
Operating current (digital) I _{DG} Standby current (analog) I _{ANASAVE} Standby current (digital) I _{DGSAVE} Signal to Noise Ratio SN Frequency Response F Total Harmonic Distortion THD _F FLIN, SPREAD=HIGH, NO CLIPPING O.3 mA 0.1 mA 0.035 mA dB 706 dB 707 dB 708 dB 709 dB 700 dB 7	SCL fall time	$t_{\rm F}$				300	nS
Operating current (digital) IDG 0.3 mA Standby current (analog) IANASAVE 0.11 mA Standby current (digital) IDGSAVE 0.035 mA Signal to Noise Ratio SN 96 dB Frequency Response F 20 20k Hz Total Harmonic Distortion THDF FLIN, SPREAD=HIGH, NO CLIPPING 0.025 %	Operating current (analog)	I_{ANA}				10	mA
Standby current (digital) Standby current (digital) Signal to Noise Ratio Signal to Noise Ratio Signal to Noise Ratio Frequency Response F Total Harmonic Distortion THDF FLIN, SPREAD=HIGH, NO CLIPPING 0.025 M	Operating current (digital)		\wedge			0.3	mA
Standby current (digital) 1006SAV 0.035 mA Signal to Noise Ratio S/N 96 dB Frequency Response F 20 20k Hz Total Harmonic Distortion THD _F FLIN, SPREAD=HIGH, NO CLIPPING 0.025 %	Standby current (analog)	LANASAVE				0.1	mA
Signal to Noise Ratio SN 96 dB Frequency Response F 20 20k Hz Total Harmonic Distortion THD _F FLIN, SPREAD=HIGH, NO CLIPPING 0.025 %	Standby current (digital)	IDNGSAVE				0.035	mA
Total Harmonic Distortion THD _F FLIN, SPREAD=HIGH, NO CLIPPING 0.025 %	Signal to Noise Ratio				96		dB
	Frequency Response	F		20		20k	Hz
Total Harmonic Distortion THD _R RLIN, Q1=ON, NO CLIPPING 0.025 %	Total Harmonic Distortion	THDF	FLIN, SPREAD=HIGH, NO CLIPPING		0.025		%
	Total Harmonic Distortion	\sim T ND_R	RLIN, Q1=ON, NO CLIPPING		0.025		%

Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 4 of 10



I2C address is {AD7-AD0} = {10110110}



Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 5 of 10

QS7785CF/QS7785PF

QSound Multi-Speaker System

Device Specifications - Preliminary Information

Operating Mode:

This chip can be set to desired operating mode by control pins for the parallel interface (P/S pin sets to 1) or control bits for the serial interface (P/S pin sets to 0). The control pins or bits configurations are shown in the following table.

Control Pins/Bits				Output Signal		
BYP	MONO	SUR	SPD	FRout/FLout	SRout/SLout	
0	0	0	0	Stereo QX	-	
0	0	0	1	Stereo QX+	-	
0	0	1	0	Stereo QX	Stereo Q1	
0	0	1	1	Stereo QX+	Stereo Q1	
0	1	0	0	Mono→Stereo QX	-	
0	1	0	1	Mono→Stereo QX+	-	
0	1	1	0	Mono→Stereo QX	Mono→Stereo Q1	
0	1	1	1	Mono→Stereo QX+ // \	Mono→Stereo Q1	
1	0	0	X	Stereo Bypass \\/	-	
1	0	1	X	Stereo Bypass	Stereo Bypass	
1	1	0	X	-	Stereo Bypass	
1	1	1	X	Stereo Bypass	Stereo Q1	

	Con	trol Pins/l	Bits		Output Signal		
BYP	MONO	SUR	SPD	CNT	Cout		
X	X	X	X	0	-		
X	X	X	X	1	(Rin+Lin)/2		

		Control I	Pins/Bits			Output Signal			
BYP	MONO	SUR	SPD	CNT	BASS	FRout/FLout	SRout/SLout	Cout	
X	X	X	X	X	/Ø	Bass Boost OFF	Bass Boost OFF	Bass Boost OFF	
X	X	X	X	X	7	Bass Boost ON	Bass Boost ON	Bass Boost ON	

			Contr	ol Pins/B	Output Signal					
BYP	MONO	SUR	SPD	CNT	BASS	MUTE	PSAVE	FRout/FLout	SRout/SLout	Cout
X	X	X	X	ΛX	X	0	0	Available	Available	Available
X	X	X	X	/X/	X	1	0	-	-	-
X	X	X	X	/ K/	X	X	1	=	=	-


NOTE-1 ''ndicates NO OUTPUT.

NOTE-2 QX has higher expansion than QX.

NOTE-3 $(RSAVE \neq 1)$ disables chip. Please refer to the electrical specification for its power consumption.


Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 6 of 10





Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 7 of 10







Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 8 of 10


Speaker configuration:

The QS7785 allows the following speaker position.




TYPE-A: Two Front speakers In front and two rear speakers In rear





Center control:


The output level of this device is optimized for the speaker layout TYPE-A, two front speakers in front and two rear speakers in rear, shown above. In case of TYPE-B, having four speakers in front, the surround may sound too rich or the center may sound too thin. In such case, either mixing an auxiliary center output, Cout, to two front speakers, TYPE-D, or driving a center speaker from the Cout, TYPE-C, can enhance the center. It may be good idea to filter only voice band of the center signal to enhance a dialog of movies etc. The Cout becomes available by setting AC control to High.



Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 9 of 10

Bass boost:

The signal input of BASinR and BASinL can be used for a bass boosting as shown below. When the BAS control pin is set to H, a low pass filter, consisting of RA, RB and C in the figure below, is connected to the input buffer in parallel to RY.



Ref: QS7785R1.DOC	QS7785 Data Sheet Preliminary	Date: 06/11/99
Rev: 1.00	QSound Labs, Inc.	Page 10 of 10