


**CMOS 8-bit Single Chip Microcomputer****Description**

CXP84332/84340 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer/counter, remote control reception circuit, and the like besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP84332/84340 also provides a power-on reset function and a sleep/stop function that enables lower power consumption.


**Features**


- Wide-range instruction system (213 instructions) to cover various types of data
  - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle                          400ns at 10MHz operation  
122µs at 32kHz operation
- Incorporated ROM capacity                        32K bytes (CXP84332)  
40K bytes (CXP84340)
- Incorporated RAM capacity                        1120 bytes
- Peripheral functions
  - A/D converter                                      8 bits, 8 channels, successive approximation method  
(Conversion time of 32µs/10MHz)
  - Serial interface                                     Incorporated 8-bit, 8-stage FIFO  
(Auto transfer for 1 to 8 bytes), 1 channel
  - Timers                                                8-bit timer  
8-bit timer/counter  
19-bit time base timer  
16-bit capture timer/counter  
32kHz timer/counter
  - Remote control reception circuit                8-bit pulse measuring counter, 6-stage FIFO  
14 bits, 1 channel
  - PWM output                                            15 factors, 15 vectors, multi-interruption possible
- Interruption                                            Sleep/stop
- Standby mode                                        80-pin plastic QFP
- Package                                                CXP84300 80-pin ceramic QFP
- Piggyback/evaluation chip

**Structure**

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**Block Diagram**

**Pin Assignment (Top View)**

**Note)** NC (Pin 73) must be connected to VDD.

**Pin Description**

Symbol	I/O	Description	
PA0/AN0 to PA7/AN7	I/O/Analog input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of the pull-up resistance can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)
PB0/CINT	I/O/Input	(Port B)	External capture input to 16-bit timer/counter.
PB1/CS0	I/O/Input		Chip select input for serial interface (CH0).
PB2/SCK0	I/O/I/O		Serial clock I/O (CH0).
PB3/SI0	I/O/Input		Serial data input (CH0).
PB4/SO0	I/O/Output		Serial data output (CH0).
PB5/SCK1	I/O/I/O		Serial clock I/O (CH1).
PB6/SI1	I/O/Input		Serial data input (CH1).
PB7/SO1	Output/Output	(8 pins)	Serial data output (CH1).
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sink current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PE0/EC0	Input/Input	(Port E) 6-bit port. Lower 4 bits are for inputs; upper 2 bits are for outputs. Incorporation of pull-up resistor can be set through the software. (8 pins)	External event inputs for timer/counter. (2 pins)
PE1/EC1	Input/Input		Remote control reception circuit input.
PE2/RMC	Input/Input		Non-maskable interruption request input.
PE3/NMI	Input/Input		14-bit PWM output.
PE4/PWM	Output/Output		Rectangular wave output for 16-bit timer/counter . Output for 32kHz oscillation frequency demultiplication.
PE5/TO/ADJ	Output/Output/ Output		
PF0 to PF7	I/O	(Port F) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	





Symbol	I/O	Description
PG0 to PG7	I/O	(Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)
PH0 to PH7	I/O	(Port H) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)
PI0/INT0 to PI3/INT3	I/O/Input	(Port I) 8-bit I/O ports. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits.
PI4 to PI7	I/O	(8 pins)
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.
XTAL	Output	
TEX	Input	Crystal connectors for 32kHz timer/counter clock oscillation circuit. Connect a 32kHz crystal oscillator between TEX and TX.
TX	Output	For usage as event input, connect clock oscillation source to TEX, and open TX.
RST	Input	Low-level active, system reset.
NC		NC. Under normal operating conditions, connect to VDD.
AVREF	Input	Reference voltage input for A/D converter.
AVss		A/D converter GND.
VDD		Positive power supply.
Vss		GND

## Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	<p>Port A</p> <p>Pull-up resistance "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus ← RD (Port A)</p> <p>Port A input selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>IP Input protection circuit</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1 4 pins	<p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus ← RD (Port B)</p> <p>Schmitt input</p> <p>CINT CS0 SI0 SI1</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	<p>Port B</p> <p>Pull-up resistance "0" when reset</p> <p>SCK OUT</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus ← RD (Port B)</p> <p>Schmitt input</p> <p>SCK in</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 1 pin	<p>Port B</p> <p>Pull-up resistance</p> <p>SO</p> <p>Output enable</p> <p>Port B output selection "0" when reset</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
PB7/SO1 1 pin	<p>Port B</p> <p>Internal reset signal</p> <p>SO</p> <p>Output enable</p> <p>Port B output selection "1" when reset</p> <p>Port B data</p> <p>Data bus</p> <p>RD (Port B)</p> <p>* Pull-up transistors approx. 200kΩ</p>	High level
PC0 to PC7 8 pins	<p>Port C</p> <p>Pull-up resistance "0" when reset</p> <p>Port C data</p> <p>Port C direction "0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>*1 High current drive of 12mA possible</p> <p>*2 Pull-up transistors approx. 10kΩ</p>	Hi-Z
PE0/EC0 PE1/EC1 PE2/RMC PE3/NMI 4 pins	<p>Port E</p> <p>Schmitt input</p> <p>IP</p> <p>EC0 EC1 RMC/NMI</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z

Pin	Circuit format	When reset
PE4/PWM 1 pin	<p>Port E</p> <p>Port E output selection "0" when reset</p> <p>Port E data "1" when reset</p> <p>Data bus RD (Port E)</p>	High level
PE5/TO/ADJ 1 pin	<p>Port E</p> <p>Output enable TO ADJ16K ADJ2K</p> <p>Port E output selection "00" when reset</p> <p>Port E output selection "0" when reset</p> <p>Port E data "1" when reset</p> <p>Data bus RD (Port E)</p> <p>* ADJ signals are frequency division outputs for 32kHz oscillation frequency adjustment. ADJ2K provides usage as buzzer output.</p>	High level
PD0 to PD7 PF0 to PF7 PG0 to PG7 PH0 to PH7 PI4 to PI7 36 pins	<p>Port D Port F Port G Port H Port I</p> <p>Pull-up resistance "0" when reset</p> <p>Port data</p> <p>Port direction "0" when reset</p> <p>Data bus RD</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PIO/INT0 to PI3/INT3  4 pins	 <p>Port I</p> <p>Pull-up resistance "0" when reset</p> <p>Port data</p> <p>Port direction "0" when reset</p> <p>Data bus RD</p> <p>INT0 INT1 INT2 INT3</p> <p>* Pull-up transistors approx. 10kΩ</p>	Hi-Z
EXTAL XTAL  2 pins	 <p>EXTAL</p> <p>XTAL</p> <p>Diagram shows circuit composition during oscillation. Feedback resistor is removed during stop.</p>	Oscillation
TEX TX  2 pins	 <p>TEX</p> <p>TX</p> <p>Diagram shows circuit composition during oscillation. When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed, and TEX and TX become "Low" level and "High" level respectively.</p>	Oscillation
RST  1 pin	 <p>Pull-up resistor</p> <p>OP Mask option</p> <p>IP</p> <p>Schmitt input</p>	Low level

**Absolute Maximum Ratings**

(Vss = 0V reference)

Item	Symbol	Ratings	Unit	Remarks
Supply voltage	VDD	-0.3 to +7.0	V	
	AVss	-0.3 to +0.3	V	
Input voltage	VIN	-0.3 to +7.0*1	V	
Output voltage	VOUT	-0.3 to +7.0*1	V	
High level output current	IOH	-5	mA	Output per pin
High level total output current	$\Sigma$ IOH	-50	mA	Total for all output pins
Low level output current	IOL	15	mA	Value per pin, excluding large current outputs
	IOLC	20	mA	Value per pin*2 for large current outputs
Low level total output current	$\Sigma$ IOL	100	mA	Total for all output pins
Operating temperature	Topr	-20 to +75	°C	
Storage temperature	Tstg	-55 to +150	°C	
Allowable power dissipation	PD	600	mW	

\*1 VIN and VOUT must not exceed VDD + 0.3V.

\*2 The high current drive transistor is the N-ch transistor of Port C (PC).

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

**Recommended Operating Conditions**

(Vss = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	VDD	4.5	5.5	V	High-speed mode guaranteed operation range*1
		3.5	5.5		Low-speed mode guaranteed operation range*1
		2.7	5.5		Guaranteed operation range with TEX clock
		2.5	5.5		Guaranteed data hold range during stop
High level input voltage	VIH	0.7VDD	VDD	V	*2
	VIHS	0.8VDD	VDD	V	Hysteresis input*3
	VIH <sub>EX</sub>	VDD - 0.4	VDD + 0.3	V	EXTAL*4
Low level input voltage	VIL	0	0.3VDD	V	*2
	VILS	0	0.2VDD	V	Hysteresis input*3
	VILEX	-0.3	0.4	V	EXTAL*4
Operating temperature	Topr	-20	+75	°C	

\*1 High-speed mode is 1/2 frequency demultiplication clock selection; low-speed mode is 1/16 frequency demultiplication clock selection.

\*2 Value for each pin of normal input ports (PA, PB3, PB4, PB6, PC, PD, PF to PH, PI4 to PI7).

\*3 Value of the following pins: RST, CINT, CS0, SCK0, SCK1, EC0, EC1, RMC, NMI, INT0, INT1, INT2, INT3.

\*4 Specifies only during external clock input.

**Electrical Characteristics****DC Characteristics**

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
High level output voltage	VOH	PA to PD, PE4, PE5, PF to PI	VDD = 4.5V, IOH = -0.5mA	4.0			V	
			VDD = 4.5V, IOH = -1.2mA	3.5			V	
Low level output voltage	VOL	VDD = 4.5V, IOL = 1.8mA VDD = 4.5V, IOL = 3.6mA			0.4		V	
			VDD = 4.5V, IOL = 12.0mA		0.6	1.5	V	
Input current	I <sub>IHE</sub>	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	μA	
	I <sub>ILE</sub>		VDD = 5.5V, Vil = 0.4V	-0.5		-40	μA	
	I <sub>IHT</sub>	TEX	VDD = 5.5V, VIH = 5.5V	0.1		10	μA	
	I <sub>ILT</sub>			-0.1		-10	μA	
	I <sub>ILR</sub>	RST*1	VDD = 5.5V, Vil = 0.4V	-1.5		-400	μA	
	I <sub>IL</sub>	PA to PD*2, PF to PI*2	VDD = 4.5V, Vil = 4.0V	-10		-2.0	mA	
I/O leakage current	I <sub>Iz</sub>	PE0 to PE3, RST*1	VDD = 5.5V, Vi = 0, 5.5V			±10	μA	
Power supply current*3	I <sub>DD1</sub>	VDD	High-speed mode operation (1/2 frequency demultiplier clock)  VDD = 5.5V, 10MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)			20	42	mA
	I <sub>DD2</sub>		VDD = 3V, 32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)			35	100	μA
	I <sub>DDS1</sub>		Sleep mode  VDD = 5.5V, 10MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)			1.1	8	mA
	I <sub>DDS2</sub>		VDD = 3V, 32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)			9	30	μA
	I <sub>DDS3</sub>		Stop mode  VDD = 5.5V, termination of 10MHz and 32kHz crystal oscillation				10	μA
Input capacity	C <sub>IN</sub>	Pins other than PB7, PE4, PE5, AVREF, VDD, Vss	Clock 1MHz 0V for all pins excluding measured pins			10	20	pF

\*1 RST specifies the input current when pull-up resistance has been selected; leakage current when no resistance has been selected.

\*2 Pins PA to PD, and PF to PI specify the input current when pull-up resistance has been selected; leakage current when no resistance has been selected. (Excludes output PB7)

\*3 When all pins are open.



**AC Characteristics****(1) Clock timing**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t <sub>XL</sub> , t <sub>XH</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise time, fall time	t <sub>CR</sub> , t <sub>CF</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t <sub>EH</sub> , t <sub>EL</sub>	<u>EC0</u> <u>EC1</u>	Fig. 3		tsys + 50*1		ns
Event count input clock rise time, fall time	t <sub>ER</sub> , t <sub>EF</sub>	<u>EC0</u> <u>EC1</u>	Fig. 3			20	ms
System clock frequency	fc	TEX TX	V <sub>DD</sub> = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input clock input pulse width	t <sub>TL</sub> , t <sub>TH</sub>	TEX	Fig. 3		10		μs
Event count input clock rise time, fall time	t <sub>TR</sub> , t <sub>TF</sub>	TEX	Fig. 3			20	ms

\*1 tsys indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

tsys [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied condition**




Fig. 3. Event count clock timing

## (2) Serial transfer (CH0)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	tDCSK	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↑ → SCK0 float delay time	tDCSKF	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↓ → SO0 delay time	tDCSO	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 ↑ → SO0 float delay time	tDCSOF	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 High level width	tWHCS	CS0	Chip select transfer mode	t <sub>sys</sub> + 200		ns
SCK0 cycle time	tKCY	SCK0	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
SCK0 High and Low level widths	tKH tKL	SCK0	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input setup time (for SCK0 ↑)	tSIK	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (for SCK0 ↑)	tKSI	SI0	SCK0 input mode	t <sub>sys</sub> + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	tKSO	SO0	SCK0 input mode		t <sub>sys</sub> + 200	ns
			SCK0 output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t<sub>sys</sub> [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Note 2)** The load condition for the SCK0 output mode, SO0 output delay time is 50pF + 1TTL.





Fig. 4. Serial transfer CH0 timing

**Serial transfer (CH1)**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	tkCY	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 High and Low level widths	tKH tKL	SCK1	Input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input setup time (for SCK1 ↑)	tsIK	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	tksi	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	tkso	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns

**Note)** The load condition for the SCK1 output mode, SO1 output delay time is 50pF + 1TTL.**Fig. 5. Serial transfer CH1 timing**

## (3) A/D converter characteristics

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						±5	LSB
Zero transition voltage	VZT <sup>*1</sup>		Ta = 25°C VDD = 5.0V Vss = AVss = 0V	-10	70	150	mV
Full-scale transition voltage	VFT <sup>*2</sup>			4930	5050	5120	mV
Conversion time	tCONV			160/fADC <sup>*3</sup>			μs
Sampling time	tSAMP			12/fADC <sup>*3</sup>			μs
Reference input voltage	VREF	AVREF		VDD - 0.5		VDD	V
Analog input voltage	ViAN	AN0 to AN7		0		AVREF	V
AVREF current	IREF	AVREF	Operation mode		0.6	1.0	mA
	IREFS		Sleep mode Stop mode 32kHz operation mode			10	μA




Fig. 6. Definition of A/D converter terms

## (4) Interruption, reset input (Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High and Low level widths	$t_{IH}$ $t_{IL}$	INT0 INT1 INT2 INT3 NMI PJ0 to PJ7		1		μs
Reset input Low level width	$t_{RSL}$	$\overline{RST}$		8/fc		μs

INT0  
INT1  
INT2  
INT3  
NMI  
(NMI specifies only for the falling edge.)




Fig. 7. Interruption input timing




Fig. 8. RST input timing

## Appendix





Fig. 9. Recommended oscillation circuit



Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd ( $\Omega$ )	Circuit example
MURATA MFG CO., LTD.	CSA4.19MG	4.19			0	(i)
	CSA8.00MTZ	8.00				
	CSA10.0MTZ	10.00				
	CST4.19MGW*	4.19				(ii)
	CST8.00MTW*	8.00				
	CST10.0MTW*	10.00				
RIVER ELETEC CORPORATION	HC-49/U03	4.19		12	0	(i)
		8.00				
		10.00				
KINSEKI LTD.	HC-49/U (-S)	4.19		27	27	(i)
		8.00				
		10.00				
	P3	32.768kHz	50	22	1M	(iii)

Those marked with an asterisk (\*) signify types with built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).



## Mask option table

Item	Content	
Reset pin pull-up resistance	Non-existent	Existent

## Package Outline

Unit: mm

80PIN QFP (PLASTIC)





DETAIL A

SONY CODE	QFP-80P-L01
EIAJ CODE	QFP080-P-1420
JEDEC CODE	_____

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.6g

80PIN QFP (PLASTIC)



**DETAIL A**

SONY CODE	QFP-80P-L01
EIAJ CODE	QFP080-P-1420
JEDEC CODE	_____

## PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.6g

LEAD SPECIFICATIONS

LEAD OR LEAD ALLOYS	
ITEM	SPEC.
LEAD MATERIAL	ALLOY 42
LEAD TREATMENT	Sn-Bi 2.5%
LEAD TREATMENT THICKNESS	5-18µm