

OV7930 Color CMOS Analog CAMERACHIPTM

General Description

The OV7930 (color) is a high performance quarter-inch CMOS CAMERACHIPTM designed for all applications requiring a small footprint, low voltage, low power consumption and low cost color video camera.

The device supports NTSC composite video output and can directly interface with a VCR TV monitor or other 75 ohm terminated input with 2X standard TV signal range. The OV7930 CAMERACHIPs require only a single 5-volt DC power supply and have been designed for very low power operation.

Features

- Single chip 1/4" lens video camera
- Composite video: NTSC
- Sensitivity boost (+27 dB)/AGC ON/OFF
- Automatic exposure/gain/white balance
- External frame sync capability
- Aperture correction
- SCCB programmable controls:
 - Color saturation
 - Brightness
 - Hue
 - White balance
 - Exposure
 - Gain
 - Gamma curve
 - Aperture correction
- Gamma correction (0.45) ON/OFF
- Low power consumption
- +5 volt only power supply
- Wide dynamic range, anti-blooming, zero smearing

Ordering Information

Product	Packages
OV07930-C11A (Color, VGA, NTSC, CVO)	CLCC-28
OV07930-P117 (Color, VGA, NISE, CVO)	PLCC-28


Applications

- Video Conferencing
- Video Phones
- Video E-mail
- PC Multimedia
- Toys
- Security
- Surveillance
- Finger Printing
- Medical and Dental Equipment

Key Specifications

Array Size	510 x 492		
Power Supply	5 VDC <u>+</u> 5%		
Power Without Loading	20 mA		
Requirements With 75 ohm Loading	< 35 mA		
Image Area	4.00 mm x 3.08 mm		
Auto Electronic Exposure Time	1/60s - 6.3µs		
Minimum Illumination (3000K)	< 2.0 Lux		
S/N Ratio	> 46 dB		
Dynamic Range	> 70 dB		
Pixel Size	7.86 µm x 6.25 µm		
Dark Current	< 100 mV/s		
Fixed Pattern Noise	< 0.03% V _{PEAK-TO-PEAK}		
Package Dimensions	0.45 in. x 0.45 in.		


Figure 1 OV7930 Pin Diagram



Functional Description

This section describes the various functions of the OV7930. Refer to Figure 2 for the functional block diagram of the OV7930.

Figure 2 Functional Block Diagram



Video Standards

NTSC TV standards are implemented and available as output in the OV7930 CAMERACHIP. Note that the accuracy and stability of the crystal clock frequency is important to avoid unwanted color shift in the TV video system. A 14.31818 MHz crystal is recommended when using the OV7930 CAMERACHIP.

Video Format

The OV7930 CAMERACHIP supports Composite (CVBS) video format only. Composite signals are generated from the built-in NTSC TV encoder.

Image Sensor Functions

White Balance

The function of white balance in the OV7930 CAMERACHIP is to adjust and calibrate the image device sensitivity on the primary (RGB) colors to match the color cast of the light source. The Auto White Balance (AWB) can be enabled or disabled by SCCB register bit COMD[1] (see "COMD" on page 12).

Mirror and Vertical Flip

The OV7930 has pin control functions:

- Mirror (pin22 see "VHS/MIR" on page 4)
- VFLIP (pin 15 input see "VPXO/VFLP" on page 4)

These two functions can be controlled separately using SCCB register bit COME[6] (see "COME" on page 12) for the mirror function and register bit COMJ[0] (see "COMJ" on page 13) for the vertical flip function.

Multi-Chip Synchronize

The OV7930 CAMERACHIP provides the multi-chip Synchronize function where one chip works as the master and all others as slave devices. The master chip provides the frame synchronize signal through the FODD pin (pin 23 - see "FODD/HGAIN" on page 5). All slave devices accept the frame synchronize signal through the FSI pin (pin 20 - see "FSI" on page 4). This mode allows all devices to synchronize together.

Chip Configuration

The OV7930 CAMERACHIP has been designed for ease-of-use in many stand-alone applications. Most of the on-chip functions are configurable by connecting the appropriate pins high (logic "1") or low (logic "0") through a 10 K Ω resistor. The CAMERACHIP reads the input pins at power up which enable user-defined default configurations.

The OV7930 CAMERACHIP also has a SCCB slave interface for programmable access to all registers functions. Refer to *OmniVision Technologies Serial Camera Control Bus (SCCB) Specification* for detailed usage of the serial control port.

- NOTE Once the SCCB interface is enabled (pir 14 see "SCCB_E" on page 4), the following pin assignment functions will be ignored and functions will be defined by the related SCCB register. These pins are:
 - ABRT (pin 3)
 - BKLT (pin 4)
 - VFLIP (pin 15)
 - GAMMA (pin 21)
 - MIR (pin 22)
 - HGAIN (pin 23)
 - FASTB (pin 25)

Additional Picture Controls

The OV7930 CAMERACHIP provides additional picture control functions to enhance image quality and chip performance.

Automatic Gain Control (AGC)

The default gain range is 1x - 8x while the user can set the gain range up to 4x or 16x.

Brightness Control

Brightness can be controlled either by internal automatic algorithms or by the user through the following SCCB register bits:

BRT[7:0] (see "BRT" on page 11)

Gamma Correction

The OV7930 has luminance and chrominance Gamma correction through the GAMMA pin (pin 21 - see "GAMMA" on page 4).

Backlight Control

The OV7930 manages backlight conditions through register bit COME[4] (see "COME" on page 12).

Color Saturation

Color saturation can be updated manually through the SCCB register bits SAT[7:4] (see "SAT" on page 11).

Hue Adjustment

Image hue can be adjusted through the SCCB register bits HUE[5:0] (see "HUE" on page 11).

Pin Description

Pin Number	Name	Pin Type	Default (V)	Function/Description		
01	AGND	Power	0	Analog ground		
02	AVDD	Power	5	Analog Power (+5 VDC)		
03	ABRT	Input	0	Auto brightness control ON/OFF		
04	BKLT	Input	0	Backlight selection 0: OFF 1: ON		
05	NC	_	_	No connection		
06	VREQ	Analog	2.5	Internal reference		
07	VRCHG	Analog	3.6	Internal reference		
08	NC	_	_	No connection		
09	NC		_	No connection		
10	CVO	Output	-	Composite video output, 2X standard NTSC TV signal		
11	OVDD	Power	5	Analog power for video output (+5 VDC)		
12	EVDD	Power	5	Analog power (+5 VDC)		
13	EGND	Power	0	Analog ground		
14	SCCB_E	Input	5	SCCB interface enable signal, active low		
15	VPXO/VFLP	1/0	Q	Valid pixels detect output. CLK is asserted on this pin during the active image period. Power up initial pin value will be latched as vertical flip ON/OFF control. 0: OFF 1: ON		
16	XCLK1	Input	$\sum f$	Crystal clock input. 14.31818 MHz for NTSC		
17	XCLK2	Output	$\overline{\mathbf{x}}$	Crystal clock output		
18	DVDD	Power	5	Digital power (+5 VDC)		
19	DGND	Power	0	Digital ground		
20	FSI	Input	0	Frame synchronizing signal input		
21	GAMMA	Input	5	Gamma function ON/OFF 0: OFF 1: ON		
22	VHS/MIR	I/O	0	Vertical/Horizontal SYNC output. Power up initial pin value will be latched as mirror function ON/OFF control. 0: OFF 1: ON		

Table 1Pin Description

Pin Number	Name	Pin Type	Default (V)	Function/Description
23	FODD/HGAIN	I/O	0	Even/odd field flag and frame synchronize signal output. Power up initial pin value will be latched as AGC gain range control. 0: AGC gain 1x - 4x 1: AGC gain 1x - 8x
24	PWDN	Input	0	Power down mode selection 0: OFF 1: ON
25	FASTB	Input	0	AEC/AGC mode selection 0: Fast mode 1: Normal mode
26	SIO_C	Input	—	SCCB serial interface clock
27	SIO_D	I/O	—	SCCB serial interface data I/O
28	AWB1S	Input	0	After power up, first high pulse edge will trigger one shot AWB. System performs fast AWB only when this pin is high at this mode.
		1		

 \bigcirc

Electrical Characteristics

Table 2 Operating Conditions

Parameter	Min	Мах	Unit	
Operating temperature	0	40	°C	
Storage temperature	-40	125	°C	
Operating humidity	TBD	TBD		
Storage humidity	TBD	TBD		

Table 3DC Electrical Characteristics ($0^{\circ}C \leq T_{A} \leq 85^{\circ}C$)

Symbol	Parameter	Min	Тур	Max	Unit
Supply					
V _{DD}	Supply voltage (AVDD, DVDD, OVDD, EVDD)	4.75	5	5.25	V
I _{DD}	Supply current in VDDs (without loading)		<∕20	—	mA
Digital Inpu	ts				
V _{IL}	Input voltage LOW		/	1.0	V
V _{IH}	Input voltage HIGH	3.5			V
C _{IN}	Input capacitor			10	pF
Digital Outp	puts				
V _{OH}	Output voltage HIGH	4			V
V _{OL}	Output voltage LOW			0.6	V
SCCB (SIO	_C and SIO_D)				
V _{IL}	SIO_C and SIO_D	-0.5	0	1	V
V _{IH}	SIO_C and SIO_D	3.5	5	V _{DD} <u>+</u> 0.5	V

 \bigcirc

Symbol	Parameter	Min	Тур	Max	Unit
Clock Input	/Crystal Oscillator				
f _{OSC}	Resonator frequency	_	14.31818		MHz
	Load capacitor		33		P F
	Parallel resistance		1		Ο ΜΩ
	Rise/fall time for external clock input	—	5		ns
	Duty cycle for external clock input	40	50	60	%
CVO Analog	y Video Output Parameters				
V _{TO_P}	Video peak signal level	_	2,0)) —	V
V _{TO_B}	Video black signal level	F	0.58	_	V
V _{SYNC}	Video sync pulse amplitude		0.58	—	V
Ro	Video output load		45	—	Ω
I/O Pin					
I _{source}	Output pin source current (Output = 1.5v)	8	10	12	mA
I _{sink}	Output pin sink current (Output = 3v)	8	10	12	mA
Miscellaneo	bus Timing				
t _{SYNC}	External FSI cycle time	—	2	—	field
t _{PU}	Chip power up time	—	—	100	μs
t _{PD}	Power up delay time	—	10	—	μs
t _{PZ}	Power up low-z delay	—	1000	—	μs

Table 4AC Characteristics ($T_A = 25^{\circ}C$, $V_{DD} = 5V$)

Timing Specifications

The OV7930 timing is standard NTSC TV timing. Figure 3 shows the NTSC timing and signal range. The OV7930 outputs 2X standard TV signals.






Figure 4 SCCB Timing Diagram





Table 5	SCCB T	iming	Specifications
---------	--------	-------	-----------------------

Symbol	Parameter	Min	Тур	Мах	Unit
f _{SIO_C}	Clock Frequency			400	KHz
t _{LOW}	Clock Low Period	1.3			μS
t _{HIGH}	Clock High Period	600			ns
t _{AA}	SIO_C low to Data Out valid	100		900	ns
t _{BUF}	Bus free time before new START	1.3			μS
t _{HD:STA}	START condition Hold time	600			ns
t _{SU:STA}	START condition Setup time	600			ns
t _{HD:DAT}	Data-in Hold time	0			μS
t _{SU:DAT}	Data-in Setup time	100			ns
t _{SU:STO}	STOP condition Setup time	600			ns
t _{R,} t _F	SCCB Rise/Fall times			300	ns
t _{DH}	Data-out Hold time	50			ns

OV7930 Light Response

Figure 5 OV7930 Light Response



Register Set

Table 6 provides a list and description of the Device Control registers contained in the OV7930. The device slave addresses are 80 for write and 81 for read.

Table 6	Device C	ontrol Reg	ister List	
Address (Hex)	Register Name	Default (Hex)	R/W	Description
00	GAIN	00	RW	AGC Gain Control
01	BLUE	80	RW	Blue Channel Gain Control MSB, 8 bits (LSB 2 bits in register BRLOW[1:0] (see "BRLOW" on page 11).
02	RED	80	RW	Red Channel Gain Control MSB, 8 bits (LSB 2 bits in register BRLOW[5:4] (see "BRLOW" on page 11).
03	SAT	80	RW	Saturation Control Bit[7:4]: Saturation adjustment 0000: Lowest 1111: Highest Bit[3:0]: Reserved
04	HUE	10	RW	Hue Adjustment Control Bit[7:6]: Reserved Bit[5]: Hue control QN/OFF 0: OFF 1: ON Bit[4:0]: Hue control setting • Range: -20° to +20° (10000 in the middle)
05	RSVD	XX	L	Reserved
06	BRT	80	RW	Brightness Adjustment Control • Range: [00] to [FF] Note: If auto brightness is enabled, this register will be automatically updated by internal control. If auto brightness is disabled, the user can update brightness value.
07	SHP	D4	RW	Sharpness Adjustment Bit[7:4]: Sharpness ON/OFF threshold Bit[3:0]: Sharpness adjustment
08-09	RSVD	XX	\Diamond	Reserved
0A	BRLOW		RW	Blue/Red Channel Gain LSBs Bit[7:6]: Reserved Bit[5:4]: Red channel AWB gain two lower bits Bit[3:2]: Reserved Bit[1:0]: Blue channel AWB gain two lower bits
0B-0D	RSVD	∕xx	-	Reserved
0E	СОМВ	96	RW	Common Control B Bit[7]: Edge enhancement ON/OFF 0: OFF 1: ON Bit[6:0]: Reserved

Address Register Default (Hex) Name (Hex) R/W Description 0F RSVD ΧХ _ Reserved 10 VER 01 R Version number (Read only = 0x7F) 11 MIDH 7F R Manufacturer ID Byte -- High 12 MIDL A2 R (Read only = 0xA2) Manufacturer ID Byte - Low **Exposure Control Value** RW 13 AEC 82 • Range: [00] to [82] Tex = (2 x AEC[7:0] + 1) x 63.5 µs Common Control D Bit[7:6]: AEC/AGC algorithm analyze image area selection 00: Whole image 01: Lower two-thirds image 10: Lower one-half image 11: Lower one-third image Bit[5:3]: Reserved/ AGC ON/OFF Bit[2]: 14 COMD 1F RW Q: OFF ON AWB ON/OFF Bit[1]: (0(OFR ON/ ٦: Bit[0]: AÈG-ON/OFF OFF 0: 1: ON Common Control E Bit[⊀]:` SRST 1: Initiates soft reset. All registers are set to default values after which the chip resumes normal operation. Bit[6]: Mirror image selection 0: Normal 1: Output mirror image Bit[5]: Vertical sync option (see "COMG" on page 13 for details) COME 15 04 RW Bit[4]: Backlight exposure mode ON/OFF 0: OFF \bigcirc 1: ON Bit[3]: Reserved Bit[2]: AGC gain ceiling selection - combined with COMJ[3] (see "COMJ" on page 13) as follows: 0: 1x to 4x 1: 1x to 8x/16x Bit[1:0]: Reserved Common Control F Bit[7:3]: Reserved Banding filter ON/OFF Bit[2]: 16 COMF RW 44 0: OFF 1: ON Bit[1:0]: Reserved

Table 6 Device Control Register List

Table 6 Device Control Register List

Address (Hex)	Register Name	Default (Hex)	R/W	Description
17	COMG	95	RW	Common Control G Bit[7]: Fast AGC/AEC algorithm ON/OFF 0: OFF 1: ON Bit[6:5]: Reserved Bit[4]: FODD pin (pin 23 - see "FODD/HGAIN" on page 5) output signal selection - combined with COME[5] (see "COME" on page 12) as follows: <u>COMG[4]</u> <u>COME[5]</u> FODD (pin 23) 0 0 1 VSYNC every field 0 1 X FODD (odd field flagged) Bit[3:0]: Reserved
18	AECPT	A5	RW	AEC/AGC Luminance Level Control Bit[7:4]: Low level luminance percentage Bit[3:0]: High level luminance percentage Note: Stable condition is AECPT[7:4] + AECPT[3:0] > 0x0E.
19	ВКРТ	59	RW	AEC/AGC Luminance Level Control in Backlight Mode Bit[7:4]: Low level luminance percentage in backlight mode Bit[3:0]: High level luminance percentage in backlight mode Note: Stable condition is BKPT[7:4] + BKPTT[3:0] > 0x0E.
1A-1C	RSVD	XX		Reserved
1D	СОМЈ	30	RW	Common Control J Bit[7]: Pixel clock polarity selection 0: Normal 1: Revised pixel clock output Bit[6:4]: Reserved Bit[3]: AGC gain ceiling - in effect only if COME[2] = "1" (see "COME" on page 12) 0: 8X 1: 16X Bit[2]: Reserved Bit[1]: NTSC with 50 Hz light compensation. In effect only when COMD[0] = "1" (see "COMD" on page 12) and COMF[2] = "1" (see "COMF" on page 12) Bit[0]: Vertical flip selection 0: Normal 1: Vertical flip output image
1E-20	RSVD	XX	_	Reserved
21 <	() E	-> A4	RW	AEC/AGC Fast mode threshold Bit[7:4]: Fast AEC/AGC low level percentage threshold Bit[3:0]: Fast AEC/AGC high level percentage threshold
22-33	RSVD	XX	_	Reserved
NOTE: All	l other register	rs are factory	-reserved	Please contact OmniVision Technologies for reference register settings.

Package Specifications

The OV7930 uses either a 28-pin ceramic package or 28-pin plastic package. Refer to Figure 6 for ceramic package information, Figure 7 for plastic package information, and Figure 8 for the array center on the chip.






 Table 7
 OV7930 Ceramic Package Dimensions

Dimensions	Millimeters (mm)	Inches (in.)
Package Size	11.43 <u>+</u> 0.20 SQ	.450 <u>+</u> .008 SQ
Package Height	2.11 <u>+</u> 0.25	.083 <u>+</u> .01
Substrate Height	0.51 <u>+</u> 0.05	.020 <u>+</u> .002
Cavity Size	7.62 <u>+</u> 0.13 SQ	.300 <u>+</u> .005 SQ
Castellation Height	1.02 <u>+</u> 0.1	.040 <u>+</u> .004
Pin #1 Pad Size	0.64 x 2.16	.025 x .085
Pad Size	0.64 x 1.27	.025 x .050
Pad Pitch	1.27 <u>+</u> 0.10	.050 <u>+</u> .004
Package Edge to First Lead Center	1.91 <u>+</u> 0.25	.075 <u>+</u> .010
End-to-End Pad Center-Center	7.62 <u>+</u> 0.13	.300 <u>+</u> .005
Glass Size	10.41 <u>+</u> 0.10 SQ	.409 <u>+</u> .004 SQ
Glass Height	0.55 <u>+</u> 0.05	.022 <u>+</u> .002







Table 8 OV7930 Plastic Package Dimensions

Dimensions	Millimeters (mm)	Inches (in.)
Package Size	11.43 <u>+</u> 0.10 SQ	.450 <u>+</u> .004 SQ
Package Height	2.35 <u>+</u> 0.1	.093 <u>+</u> .004
Substrate Height	0.70 <u>+</u> 0.05	.028 <u>+</u> .002
Cavity Size	✓ 7.00 <u>+</u> 0.10 SQ	.275 <u>+</u> .004 SQ
Castellation Height	1.07 <u>+</u> 0.05	.042 <u>+</u> .002
Pin #1 Pad Size	0.64 x 2.16	.025 x .085
Pad Size	0.64 x 1.27	.025 x .050
Pad Pitch	1.27 <u>+</u> 0.10	.050 <u>+</u> .004
Package Edge to First Lead Center	1.90 <u>+</u> 0.10	.075 <u>+</u> .004
End-to-End Pad Center-Center	7.62 <u>+</u> 0.10	.300 <u>+</u> .004
Glass Size	10.30 <u>+</u> 0.10 SQ	.406 <u>+</u> .004 SQ
Glass Height	0.55 <u>+</u> 0.05	.022 <u>+</u> .002

Sensor Array Center

Figure 8 OV7930 Sensor Array Center



NOTES: 1. This drawing is not to scale and is for reference only.

2. As most optical assemblies invert and mirror the image, the chip is typically mounted with pin one oriented down on the PCB.



Note:

- All information shown herein is current as of the revision and publication date. Please refer to the OmniVision web site (<u>http://www.ovt.com</u>) to obtain the current versions of all documentation.
- OmniVision Technologies, Inc. reserves the right to make changes to their products or to discontinue any product or service without further notice (It is advisable to obtain current product documentation prior to placing orders).
- Reproduction of information in OmniVision product documentation and specifications is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. In such cases, OmniVision is not responsible or liable for any information reproduced.
- This document is provided with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. Furthermore, OmniVision Technologies Inc. disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.
- 'OmniVision', 'CameraChip' are trademarks of OmniVision Technologies, Inc. All other trade, product or service names referenced in this release may be trademarks or registered trademarks of their respective holders. Third-party brands, names, and trademarks are the property of their respective owners.

For further information, please feel free to contact OmniVision at info@ovt.com.

OmniVision Technologies, Inc. 1341 Orleans Drive Sunnyvale, CA-USA (408) 542-3000



 \bigcirc