

GENERAL DESCRIPTION

The SPCA501A provides a single chip solution to the PC camera application. It includes all the control, image processing, image compression and data transaction units needed by a PC camera. The compressed data is transferred to the PC side via the USB bus. The embedded USB controller is a hard-wired state machine. There is no need to use external microprocessors. However, an optional microprocessor may be added to control image processor for AE (auto exposure) and AWB (auto white balance). Furthermore, the SPCA501A has a built-in timing generator that supports both Sharp and Sony CCD sensor.

FEATURES

- 10 bits CCD raw data input
- Support RGB mosaic CFA(Color Filter Array) and Frame Transfer type CCD image sensor such as Sony ICX098AK, Sharp LZ24BP
- Provide window image's white balance measurement and gain parameter control
- Provide window image's exposure and sharpness measurement
- 3.3 Volt power supply
- USB Suspend mode available
- Support YUV422, YUV411, Raw Data 8 bit and Raw data 10 bit format when using 2M-bytes DRAM
- Support YUV411 and Raw Data 8 bit format when using 512K-byte DRAM
- Adjustable compression rate
- USB Vendor ID selectable via a serial EEPROM
- 100 pins QFP packages



PIN DESCRIPTION

Mnemonic	PIN No.	Type	Description	Memo
dpo	1	O	USB data output to external transceiver	
dmo	2	O	USB data output to external transceiver	
usboenn	3	O	USB data output enable	active low
dpi	4	I	USB data single ended data input from external USB transceiver	pull-up inside the chip
dmi	5	I	USB data single ended data input from external USB transceiver	pull-down inside the chip
din	6	I	USB differential data input from external USB transceiver	pull-down inside the chip
suspend	7	O	USB suspend signal	
ovdd	8	PWR	power for IO	
ovss	9	GND	ground for IO	
xtalin	10	I	crystal pad	
xtalout	11	O	crystal pad	
ma0	12	B	DRAM address	IO trap pins
ma1	13	O		
ma2	14	O		
ma3	15	B		IO trap pins
ma4	16	O		
ma5	17	O		
ma6	18	O		
dvdd	19	PWR	Power for internal cell	
dvss	20	GND	ground for internal cell	
ma7	21	O		
ma8	22	O		
ma9	23	O		
md0	24	B	DRAM data	
md1	25	B		
md2	26	B		
md3	27	B		
md4	28	B		
md5	29	B		
md6	30	B		
md7	31	B		




Mnemonic	PIN No.	Type	Description	Memo
ovdd	32	PWR	power for IO	
ovss	33	GND	ground for IO	
md8	34	B		
md9	35	B		
md10	36	B		
md11	37	B		
md12	38	B		
dvdd	39	PWR	power for internal cells	
dvss	40	GND	ground for internal cells	
md13	41	B		
md14	42	B		
md15	43	B		
rasnn	44	O	DRAM row address strobe	
casnn	45	O	DRAM column address strobe	
moenn	46	O	DRAM data output enable	
mwenn	47	O	DRAM data write enable	
ecs	48	O	EPROM chip select	
edi	49	B	EPROM data input	
edo	50	I	EPROM data output	pull-down inside the chip
esk	51	O	EPROM clock	
gpio0	52	O	general purpose output port	
gpio1	53	O		
gpio2	54	O		
gpio3	55	O		
uvdd	56	PWR	power for internal USB transceiver	
dm	57	B	USB data	
dp	58	B		
uvss	59	GND	ground for internal USB transceiver	
ovdd	60	PWR	power for IO	
ovss	61	GND	ground for IO	
gpio4	62	O		
extvd	63	I	external VD	pull-down inside the chip
exthd	64	I	external HD	pull-down inside the chip
dvdd	65	PWR	power for internal cells	
dvss	66	GND	ground for internal cells	



Mnemonic	PIN No.	Type	Description	Memo
ccdr gb0	67	I	CCD module raw data inputs	pull-down inside the chip
ccdr gb1	68	I		ref. to pin 67
ccdr gb2	69	I		ref. to pin 67
ccdr gb3	70	I		ref. to pin 67
ccdr gb4	71	I		ref. to pin 67
ccdr gb5	72	I		ref. to pin 67
ccdr gb6	73	I		ref. to pin 67
ccdr gb7	74	I		ref. to pin 67
ccdr gb8	75	I		ref. to pin 67
ccdr gb9	76	I		ref. to pin 67
v tax	77	O	CCD vertical shift clock	
v t b x	78	O	CCD vertical shift clock	
v t d x	79	O	CCD vertical shift clock	
v h a x	80	O	CCD vertical shift clock	
o f d	81	O	CCD over flow drain	
f r	82	O	CCD reset gate	
f h 1	83	O	CCD horizontal shift clock	
f h 2	84	O	CCD horizontal shift clock	
o v d d	85	PWR	power for IO (pin 77 to pin 98)	
o v s s	86	GND	ground for IO (pin 77 to pin 98)	
l o a d	87	O	CDS/AGC register programming chip select	For Hitachi chip HD49322BF
s c k	88	O	CDS/AGC register programming clock	
s d i	89	O	CDS/AGC register programming data	
a d c l p	90	O	CCD dummy output clamp pulse	
D v d d	91	PWR	power for internal cells	
d v s s	92	GND	ground for internal cells	
b p x	93	O	optical black clamp pulse	
p b l k	94	O	pre-blanking pulse	
f c d s	95	O	CDS S/H pulse	
f s	96	O	CDS S/H pulse	
r s	97	O	CDS S/H pulse	
a d c k	98	O	ADC S/H pulse	
r s t n n	99	I	global reset signal to the chip	active low
s n a p n n	100	I	snapshot signal	active low




PIN ASSIGNMENT





PACKAGE DIMENSION



CONTROL DIMENSIONS ARE IN MILLIMETERS

Symbol	Min.	Nom.	Max.
A	-	-	3.4
A2	2.5	2.72	2.9
E	17.20	17.20	17.20
E1	14.00	14.00	14.00
E2	12.35	12.35	12.35
D	23.20	23.20	23.20
D1	20.00	20.00	20.00
D2	18.85	18.85	18.85
e	0.65	0.65	0.65
b	0.20	0.30	0.38

Unit: millimeter

NOTE: SUNPLUS TECHNOLOGY CO., LTD reserves the right to make changes at any time without notice in order to improve the design and performance and to supply the best possible product.

DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

www.yc-dz.com