

Agilent ADNS-2620 Optical Mouse Sensor Data Sheet



Description

The ADNS-2620 is a new entry level, small form factor optical mouse sensor. It is used to implement a non-mechanical tracking engine for computer mice. Unlike its predecessor, this new optical mouse sensor allows for more compact and affordable optical mice designs.

It is based on optical navigation technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The sensor is housed in an 8-pin staggered dual inline package (DIP). It is designed for use with the HDNS-2100 Lens, HLMP-ED80-XXXXX, and the HDNS-2200 LED Clip, providing an optical mouse solution that is compact and affordable. There are no moving parts, so precision optical alignment is not required, thereby facilitating high volume assembly.

The output format is a two wire serial port. The current X and Y information are available in registers accessed via the serial port.

Resolution is 400 counts per inch (cpi) with rates of motion up to 12 inches per second (ips).

Theory of Operation

The ADNS-2620 is based on Optical Navigation Technology. It contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP) and a two wire serial port.

The IAS acquires microscopic surface images via the lens and illumination system provided by the HDNS-2100, HDNS-2200, and HDMP-ED80-XXXXX. These images are processed by the DSP to determine the direction and distance of motion.

Features

- Precise optical navigation technology
- Small form factor (10 mm x 12.5 mm footprint)
- No mechanical moving parts
- Complete 2D motion sensor
- Common interface for general purpose controller
- Smooth surface navigation
- **Programmable frame speed up to** 2300 frames per sec (fps)
 - Accurate motion up to 12 ips
- 400 cpi resolution
- High reliability
- High speed motion detector
- Wave solderable
- Single 5.0 volt power supply
- · Conforms to USB suspend mode specifications
- Power conservation mode during times of no movement
- Serial port registers
 - Programming
 - Data transfer
- 8-pin staggered dual inline package (DIP)

Applications


- Mice for desktop PC's, workstations, and portable PC's
- Trackballs
- Integrated input devices




Pinout of ADNS-2620 Optical Mouse Sensor

пппп

Pin Number	Pin	Description	
1	OSC_IN	Oscillator input	LED_C
2	OSC_OUT	Oscillator output	G
3	SDIO	Serial Port Data (input and output)	
4	SCK	Serial Port Clock (Input)	B
5	LED_CNTL	Digital Shutter Signal Out	n
6	GND	System Ground	
7	VDD	5V DC Input	Fig
8	REFA	Internal reference	





CAUTION: It is advisable that normal static precautions should be taken in the handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Overview of Optical Mouse Sensor Assembly

NOTE: Pin 1 of optical mouse sensor should be inserted into the reference point of mechanical cutouts.

Figures 3 and 4 are shown with HDNS-2100, HDNS-2200 and HLMP-ED80-XXXXX.

Agilent Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.

The components shown in Figure 5 interlock as they are mounted onto defined features on the base plate.

The ADNS-2620 sensor is designed for mounting on a through hole PCB, looking down. There is an aperture stop and features on the package that align to the lens.

The HDNS-2100 lens provides optics for the imaging of the surface as well as illumination of the surface at the optimum angle. Features on the lens align it to the sensor, base plate, and clip with the LED. The lens also has a large round flange to provide a long creepage path for any ESD events that occur at the opening of the base plate.

The HDNS-2200 clip holds the LED in relation to the lens. The LED's leads must be formed first before inserting into the clip. Then, both LED and clip is loaded on the PCB. The clip interlocks the sensor to the lens, and through the lens to the alignment features on the base plate.

The HLMP-ED80-XXXXX is recommended for illumination. If used with the bin table (as shown in Figure 8), sufficient illumination can be guaranteed.





Figure 4. 20 assembly drawing of ADNS-2620 shown with the HLMP-ED80 (top and side view).








Figure 6. Block diagram of ADNS-2620 optical mouse sensor.

PCB Assembly Considerations

- 1. Insert the sensor and all other electrical components into PCB. Note: Pin 1 of the sensor should always be the reference point of mechanical cutouts.
- 2. Bend the LED leads 90° and then insert the LED into the assembly clip until the snap feature locks the LED base.
- 3. Insert the LED/clip assembly into PCB.
- 4. Wave solder the entire assembly in a no-wash solder process utilizing solder fixture. The solder fixture is needed to protect the sensor during the solder process. The fixture should be designed to expose the sensor leads to solder while shielding the

optical aperture from direct solder contact. The solder fixture is also used to set the reference height of the sensor to the PCB top during wave soldering (Note: DO NOT remove the kapton tape during wave soldering).

- 5. Place the lens onto the base plate.
- 6. Remove the protective kapton tape from optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture. It is recommended not to place the PCB facing up during the entire mouse assembly process. The PCB should be held vertically for the kapton removal process.

- 7. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The sensor aperture ring should self-align to the lens.
- 8. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 9. Install mouse top case. There MUST be a feature in the top case to press down onto the clip to ensure all components are interlocked to the correct vertical height.

Design Considerations for Improving ESD Performance

The flange on the lens has been designed to increase the creepage and clearance distance for electrostatic discharge. The table below shows typical values assuming base plate construction per the Agilent supplied IGES file and HDNS-2100 lens flange.

Typical Distance	Millimeters
Creepage	16.0
Clearance	2.1

For improved ESD performance, the lens flange can be sealed (i.e. glued) to the base plate. Note that the lens material is polycarbonate and therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should **NOT** be used.




Figure 7. Sectional view of PCB assembly highlighting optical mouse components (optical mouse sensor, clip, lens, LED, PCB and base plate).




Figure 8. Circuit block diagram for a typical corded optical mouse using an Agilent ADNS-2620 optical mouse sensor.

Notes on Bypass Capacitors

- Caps for pins 6,7 and 8 to ground *MUST* have trace lengths *LESS* than 5 mm.
- The 0.1 uF caps must be ceramic.
- Caps should have less than 5 nH of self inductance
- Caps should have less than 0.2 ohms ESR
- Surface mount parts are recommended

Regulatory Requirements

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with unshielded cable and following Agilent recommendations.
- Passes EN61000-4-4/IEC801-4 EFTB tests when assembled into a mouse with shielded cable and following Agilent recommendations.

√UL flammability level UL94 V-0.

- Provides sufficient ESD creepage/clearance distance to avoid discharge up to 15 kV when assembled into a mouse according to usage instructions above.
- For eye safety consideration, please refer to the technical report available on the web site at www.agilent.com/ semiconductors.

Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units	Notes	
Storage Temperature	Ts	-40	85	°C		
Operating Temperature	T _A	-15	55	°C		
Lead Solder Temp			260	°C	For 10 seconds, 1.6 mm below seating	plane
Supply Voltage	V _{DD}	-0.5	5.5	V		\searrow
ESD			2	KV	All pins, human body model MIL 883 N	lethod 3015
Input Voltage	V _{IN}	-0.5	V _{DD} +0.5	V	SDIO, CLK, LED_CNTL	>
Input Voltage	V _{IN}	-0.5	3.6	V	OSC_IN, OSC_OUT, REFA	
Recommended Operation	ng Conditio	ns				
Parameter	Symb	ol Minimi	um Typical	Maximun	Units Notes	
Operating Temperature	T _A	0		40	°C	
Power Supply Voltage	V _{DD}	4.1	5.0	5.5	Volts Register values retaine transients below 4.10V	
Power Supply Rise Time	V _{RT}			100		
Supply Noise	V _N			100	Peak to peak within 0-7 bandwidth	100 MHz
Clock Frequency	f _{CLK}	23.0	24.0	25.0	MHz Set by ceramic resonat	or
Serial Port Clock Frequency	SCLK		/	f _{CLK} ×12	MHz	
Resonator Impedance	X _{RES}			55	Ω	
Distance from Lens Reference Plane to Surface	e Z	2.3	2.4	2.5	mm Results in ±0.2 mm DO (See Figure 9)	F
Speed	S	0	\square	12	in/sec @ frame rate = 1500 fp	S
Acceleration	А			0.25	g @ frame rate = 1500 fp	S
Light Level onto IC	IRR _{INC}	80 100		25,000 30,000	$\begin{array}{ll} mW/m^2 & \lambda = 639 \ nm \\ \lambda = 875 \ nm \end{array}$	
SDIO Read Hold Time	t _{HOLD}	100	2/		μs Hold time for valid data (Refer to Figure 22)	l
SDIO Serial Write-write Time	t _{SWW}	100	2)		μs Time between two writ (Refer to Figure 25)	e commands
SDIO Serial Write-read Time	t _{SWR}				μs Time between write an operation (Refer to Figu	
SDIO Serial Read-write Time	t _{SRW}	250			ns Time between read and operation (Refer to Figu	
SDIO Serial Read-read Time	t _{SRR}	250			ns Time between two read (Refer to Figure 27)	d commands
Data Delay after PD deactivati	ed t _{compu}	_{re} 3.1			ms After t _{COMPUTE} , all regis data from first image a from Power-Down mod additional 75 frames fo stabilization may be re movement occurred wl Down. (Refer to Figure	fter wakeup le. Note that ar r AGC quired if mouse nile Power
SDIO Write Setup Time	t _{setup}	60			ns Data valid time before SCLK (Refer to Figure 2	

1500

2300

frames/s

See Frame_Period register section

Frame Rate

FR




Figure 9. Distance from lens reference plane to surface.

AC Electrical Specifications

Electrical Characteristics over recommended operating conditions. Typical values at 25°C, V_{DD} = 5 V, 24 MHz, 1500 fps.

 \bigcirc

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Power Down (PD)	t _{PD}	1.33			μs	32 clock cycle minimum after setting bit 6 in the Configuration register. (Refer to Figure 12)
Power Up after PD mode deactivated	t _{pupd}			50 <	ms	From PD mode deactivation to accurate reports 610 μs + 75 frames (Refer to Figure 10)
Power Up from V_{DD} \uparrow	t _{PU}			40	(ms)	From V _{DD} to valid accurate reports 610 µs + 50 frames
Rise and Fall Times				\square		
SDIO	t _r		30		ns	C_L = 30 pF (the rise time is between 10% to 90%)
	t _f		16		ns	$C_L = 30 \text{ pF}$ (the fall time is between 10% to 90%)
Serial Port Transaction Timer	t _{SPTT}		90	$\overline{2}$	ms	Serial port will reset if current transaction is not complete within t _{SPTT} (Refer to Figure 29)
Transient Supply Current	I _{DDT}		20	37	mA	Max supply current during a V_{DD} ramp from 0 to 5.0V with > 500 μs rise time. Does not include charging current for bypass capacitors
						•


DC Electrical Specifications


Electrical Characteristics over recommended operating conditions. Typical values at 25° C, V_{DD} = 5 V, 24 MHz, 1500 fps.


Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Supply Current (mouse moving)	I _{DD AVG}		15	30	mA	
Supply Current (mouse not moving)	I _{DD}		12		mA	
Power Down Mode Current	I _{DDPD}		170	230	μΑ	
SCK pin						
Input Low Voltage	V _{IL}			0.8	V	
Input High Voltage	V _{IH}	2.0			V	
Input Capacitance	C _{IN}			10	pF	
Input Resistance	R _{IN}	1			MΩ	
SDIO pin						(V _{DD} =4 V, Load = 50 pF, 80n s rise & fall
Input Low Voltage	V _{IL}			0.8	V	
Input High Voltage	V _{IH}	2.0			V	
Output Low Voltage	V _{OL}			0.5	V	
Output High Voltage	V _{OH}	0.8 * V _{DD}			_ν	\Diamond
Drive Low Current	IL	2.0		/	mA 🔿	~
Drive High Current	I _H	2.0		$\overline{\langle}$	mA	
Input Capacitance	C _{IN}			10-	PE	
Input Resistance	R _{IN}	1			ΜΩ	
LED_CNTL pin				\sim)	
Output Low Voltage	V _{OL}			0.1	V	
Output High Voltage	V _{OH}	0.8 * V _{DD}			V	
Drive Low Current	ΙL	250	$\overline{\frown}$		μΑ	
Drive High Current	I _H	250	\frown		μΑ	
OSC_IN			\bigtriangledown			
Input Resistance	R _{IN}	$\langle \rangle$	500		kΩ	
Input Capacitance	C _{IN}	\sim //	15		pF	
Input High Voltage	V _{IH}	2.2			V	External clock source
Input Low Voltage	V _{IL}	<))	0.8	V	External clock source


PD Pin Timing

Note: All timing circuits shown, from Figure 10 onwards, are based on the 24 MHz resonator frequency.










Power-down Mode (PD) and Timing

ADNS-2620 can be placed in a power-down mode by setting bit 6 in the configuration register via a serial I/O port write operation. Note that while writing a "1" to bit 6 of the configuration register, all other bits must be written with their original value in order to keep the current configuration. After setting the configuration register, wait at least 32 system clock cycles. To get the chip out of the power-down mode, clear bit 6 in the configuration register via a serial I/O port write operation. (CAUTION! In power-down mode, the SPI timeout (t_{SPTT}) will not function. Therefore, no partial SPI command should be sent. Otherwise, the sensor may go into a hang-up state). While the sensor is in power-down mode, only the bit 6 data will be written to the configuration register. Writing the other configuration register values will not have any effect. For an accurate report after power-up, wait for a total period of 50 ms before the microcontroller is able to issue any write/read operation to the ADNS-2620. The sensor register settings, prior to power-down mode, will remain during powerdown mode.




Typical Performance Characteristics

Performance characteristics over recommended operating conditions. Ty	Typical values at 25° C, V _{DD} = 5 V, 24 MHz, 1500 fps.
---	--

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Path Error (Deviation)	P _{Error}		0.5		%	Path Error (Deviation) is the error from the ideal cursor path. It is expressed as a percentage of total travel and is measured over standard surfaces.

The following graphs (Figures 14-18) are the typical performance of the ADNS-2620 sensor, assembled as shown in the 2D assembly drawing with the HDNS-2100 Lens/Prism, the HDNS-2200 clip, and the HLMP-ED80-XXXXX (See Figure 4).



Synchronous Serial Port


The synchronous serial port is used to set and read parameters in the ADNS-2620, and also to read out the motion information.

The port is a two wire, half duplex port. The host microcontroller always initiates communication; the ADNS-2620 never initiates data transfers. **SCK**: The serial port clock. It is always generated by the master (the microcontroller).

SDIO: The data line.


Write Operation

Write operations, where data is going from the microcontroller to the ADNS-2620, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The transfer is synchronized by **SCK**. The microcontroller changes **SDIO** on falling edges of **SCK**. The ADNS 2620 reads **SDIO** on rising edges of **SCK**.



Read Operation

A read operation, meaning data that is going from the ADNS-2620 to the microcontroller, is always initiated by the microcontroller and consists of two bytes. The first byte that contains the address is written by the microcontroller and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-2620. The transfer is synchronized by **SCK**. **SDIO** is changed on falling edges of **SCK** and read on every rising edge of **SCK**. The microcontroller must go to a High-Z state after the last address data bit. The ADNS-2620 will go to the High-Z state after the last data bit. Another thing to note during a read operation is that SCK needs to be delayed after the last address data bit to ensure that the ADNS-2620 has at least 100 μ s to prepare the requested data. This is shown in the timing diagrams below (See Figures 21 to 23).



NOTE:

The 250 ns high state of SGK is the minimum data hold time of the ADNS-2620. Since the falling edge of SCK is actually the start of the next read or write command, the ADNS-2620 will hold the state of D_0 on the SDIO line until the falling edge of SCK. In both write and read operations, SCK is driven by the microcontroller.

Forcing the SDIO Line to the Hi-Z State

There are times when the SDIO line from the ADNS-2620 should be in the Hi-Z state. For example, if the microprocessor has completed a write to the ADNS-2620, the SDIO line will go into a Hi-Z state, because the SDIO pin was configured as an input. However, if the last operation from the microprocessor was a read, the ADNS-2620 will hold the D0 state on SDIO until a falling edge of SCK.

To place the SDIO pin into a Hi-Z state, activate the power-down mode by writing to the configuration register. Then, the powerdown mode can stay activated, with the ADNS-2620 in the shutdown state, or the powerdown mode can be deactivated, returning the ADNS-2620 to normal operation. In both conditions, the SDIO line will go into the Hi-Z state.






Figure 24. SDIO Hi-z state and timing.

Another method to put the SDIO line into the Hi-Z state, while maintaining the ADNS-2620 at normal mode, is to write any data to an invalid address such as 0x00 to address 0x77. The SDIO line will go into the Hi-Z state after the write operations.





Error Detection and Recovery

- 1. The ADNS-2620 and the microcontroller might get out of synchronization due to ESD events, power supply droops or microcontroller firmware flaws.
- 2. The ADNS-2620 has a transaction timer for the serial port. If the sixteenth SCK rising edge is spaced more than approximately 90 milliseconds from the first SCK edge of the current transaction, the serial port will reset.
- 3. Invalid addresses:
 - Writing to an invalid address will have no effect. Reading from an invalid address will return all zeros.
- 4. Collision detection on SDIO
 - The only time that the ADNS-2620 drives the SDIO line is during a READ operation. To avoid data collisions, the microcontroller should relinquish SDIO before the falling edge of SCK after the last address bit. Then the ADNS-2620 begins to drive SDIO after the next rising edge of SCK. Next, the ADNS-2620 relinquishes SDIO within 160 ns of the falling SCK edge after the last data bit. The microcontroller can begin driving SDIO any time after that. In order to maintain low power consumption in normal operation or when

the PD bit is set high, the microcontroller should not leave SDIO floating until the next transmission (although that will not cause any communication difficulties).

- 5. In case of synchronization failure, both the ADNS-2620 and the microcontroller may drive SDIO. The ADNS-2620 can withstand 30 mA of short circuit current and will withstand infinite duration short circuit conditions.
- 6. The microcontroller can verify a successful write operation by issuing a read command to the same address and comparing the written data to the read data.
- 7. The microcontroller can verify the synchronization of the serial port by periodically reading the product ID from status register (Address: 0x41).

Notes on Power-up and the Serial Port

The sequence in which V_{DD} , SCK and SDIO are set during powerup can affect the operation of the serial port. The diagram below shows what can happen shortly after powerup when the microprocessor tries to read data from the serial port.

This diagram shows the V_{DD} rising to valid levels, at some point the microcontroller starts




Figure 28. Power-up serial port sequence.

its program, sets the SCK and SDIO lines to be outputs, and sets them high. Then, the microcontroller waits to ensure the ADNS-2620 has powered up and is ready to communicate. The microprocessor then tries to read from location 0x41, Status register, and is expecting a value of 0x0b010XXXXX. If it receives this value, then it knows that the communication to the ADNS-2620 is operational.

The problem occurs if the ADNS-2620 powers up before the microprocessor sets the SCK and SDIO lines to be outputs and high. The ADNS-2620 sees the raising of the SCK as a valid rising edge, and clocks in the state of the SDIO as the first bit of the address (sets either a read or a write depending upon the state).

In the case of a SDIO low, a read operation will start. When the microprocessor actually begins to send the address, the ADNS-2620 already has the first bit of an address. When the seventh bit is sent by the microprocessor, the ADNS-2620 has a valid address, and drives the SDIO line high within 250 ns (see detail "A" in Figure 19 and Figure 20). This results in a bus fight for SDIO. Since the address is wrong, the data sent back will be incorrect.

In the case of a SDIO high, a write operation will start. The address and data will be out of synchronization, causing the wrong data written to the wrong address.

Solution

One way to solve the problem is by waiting for the serial port timer to time out.

Serial Port Timer Timeout




Figure 29. Power-up serial port timer sequence.

If the microprocessor waits at least $t_{\rm SPTT}$ from $V_{\rm DD}$ valid, it will ensure that the ADNS-2620 has powered up and the timer has timed out. This assumes that the microprocessor and the ADNS-2620 share the same power supply. If not, then the microprocessor must wait for $t_{\rm SPTT}$ from ADNS-2620 $V_{\rm DD}$ valid. Then when the SCK toggles for the address, the ADNS-2620 will be in sync with the microprocessor.

Resync Note

If the microprocessor and the ADNS-2620 get out of sync, then the data either written or read from the registers will be incorrect. An easy way to solve this is to use watchdog timer timeout sequence to resync the parts after an incorrect read.

Power-up

ADNS-2620 has an on-chip internal power-up reset (POR) circuit, which will reset the chip when VDD reaches the valid value for the chip to function.

Soft Reset

ADNS-2620 may also be given the reset command at any time via the serial I/O port. The timing and transactions are the same as those just specified for the power-up mode in the previous section.

The proper way to perform soft reset on ADNS-2620 is:

1. The microcontroller starts the transaction by sending a write operation containing the address of the configuration

register and the data value of 0x80. Since the reset bit is set, ADNS-2620 will reset and any other bits written into the configuration register at this time is properly written into the Configuration Register. After the chip has been reset, very quickly, ADNS-2620 will clear the reset bit so there is no need for the microcontroller to rewrite the Configuration Register to reset it.

2. The digital section is now ready to go. It takes 3 frames for the analog section to settle.




Figure 31. Soft reset configuration register writing operation.

Programming Guide

Registers


The ADNS-2620 can be programmed through registers, via the serial port, and configuration and motion data can be read from these registers.

Register	Address	Notes					
Configuration	0×40	Reset, Power Down, Forced Awake, etc					
Status	0x41	Product ID, Mouse state of Asleep or Awake					
Delta_Y	0x42	Y Movement					
Delta_X	0x43	X Movement					
SQUAL	0x44	Measure of the number of features visible by the sensor					
Maximum_Pixel	0x45						
Minimum_Pixel	0x46	\land					
Pixel_Sum	0x47						
Pixel Data	0x48	Actual picture of surface					
Shutter_Upper	0x49						
Shutter_Lower	0x4A						
Frame Period	0x4B						

 \Diamond

Configuration Access: Read/W	/ rite		Address: 0x40 Reset Value: 0x00							
Bit	7	6	5	4	3	2	1	0		
Field	C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		
Data Type: Bit field USAGE: The Configu	ration register a	llows the user to	change the configu	ration of the sen	sor. Shown below a	are the bits, their (default values, and	optional values.		
Field Name			Description				$(\left(\right))$			
C ₇ Reset 0 = No effect 1 = Reset the part										
C ₆			Power down 0 = Normal operation 1 = power down all analog circuitry							
C ₅				utter Mode tter mode off (LED always on even if no motion up to 1 sec) tter mode on (LED only on when electronic shutter is open)						
$C_4 - C_1$			Reserved	$\overline{\langle}$						
C ₀			Forced Awake Mode 0 = Normal, fall asleep after one second of no movement (1500 frames/s) 1 = Always awake							
Status			Address: (0x41						
Access: Read			Reset Value: 0x41							
_			((\rightarrow						
Bit	7	6		4	3	2	1	0		
Field	ID ₂	ID ₁	IDg	Reserved	Reserved	Reserved	Reserved	Awake		
Data Type: Bit Field USAGE: Status infor	mation and type	e of mouse sens	or, current state of	the mouse.						

Field Name	\bigwedge	Description
ID_{2} ID_{0}	$\langle \rangle$	Product ID (010 for ADNS-2620)
Reserved		Reserved for future
Awake		Mouse State 0 = Asleep
		1 = Awake



SQUAL

Access: Read

Address: 0x44 Reset Value: 0x00


Bit	7	6	5	4	3	2	1	0
Field	SQ ₇	SQ ₆	SQ ₅	SQ4	SO_3	SQ ₂	SQ1	SQ₀


Data Type: Upper 8 bits of a 9-bit integer.

USAGE: SQUAL (Surface QUALity) is a measure of the number of features visible by the sensor in the current frame.

Number of Features = SQUAL Register Value x 2.

The maximum value is 255. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 250 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero when there is no surface below the sensor.





Pixel_S Access				Address: 0x47 Reset Value: 0						
	Bit	7	6	5	4	3	2	1	0	
	Field	PS ₇	PS ₆	PS ₅	PS ₄	PS ₃	PS ₂	PS ₁	PS ₀	
Data Type USAGE:	This reg current Average	ister is used to frame. It may b Pixel = Regis = Pixel_	unsigned integer. find the average p e described as the ter Value x 128 / 3 _Sum x 0.395 value is 159 (63 x 3	full sum divided b 24	y 128. The form	ula to calculate th	ne average pixel v	atue is as below.	>	
Pixel D Access	ata : Read/V	Vrite		Address: 0x48 Reset Value: 0						
	Bit	7	6	5	4 <	3	2	1	0	
	Field	SOF	Data_Valid	PD ₅	PD ₄	PD ₃	PD ₂	PD ₁	PD ₀	
JSAGE:	the Pixe To dump set. On It takes The pixe	l Data register a complete im the 325th read, at least 324 fra el hardware is a	imum value = 0, m will read pixel #1 a age, set the LED to the StartOfFrame mes to complete a irmed with any rea Data register, wait	and the StartOfFra o forced awake mo bit will be set indi n image as we can d or write to the P	me bit will be so ode, write anyth cating that we l n only read 1 pix ixel Data registe	et. Subsequent re ing to this registe nave completed o cel per frame. er and will output	eads will auto inc r, then read 324 t ne frame of pixels pixel data from tl	rement the pixel r imes where the E s and are starting ne next available	number. DataValid bit is back at pixel f frame. So, if y	
Field N	ame		De	scription						
SOF			Sta 0 =	Start of Frame = Not start of frame = Current pixel is number 1, start of frame						
Data_Val	id		The	ere⁄is valid data in	the frame grabb	er				
PD ₅ – PD	0		Şix	bit pixel data						

Pixel Map (sensor is facing down, looking through the sensor at the surface)

	36	54	70															
17			72	90	108	126	144	162	180	198	216	234	252	270	288	306	324	
	35	53	71	89	107	125	143	161	179	197	215	233	251	269	287	305	323	
16	34	52	70	88	106	124	142	160	178	196	214	232	250	268	286	304	322	<
15	33	51	69	87	105	123	141	159	177	195	213	231	249	267	285	303	321	$\langle \rangle$
14	32	50	68	86	104	122	140	158	176	194	212	230	248	266	284	302	320	
13	31	49	67	85	103	121	139	157	175	193	211	229	247	265	283	301	319	\wedge
12	30	48	66	84	102	120	138	156	174	192	210	228	246	264	282	300	318))
11	29	47	65	83	101	119	137	155	173	191	209	227	245	263	281	299	317	
10	28	46	64	82	100	118	136	154	172	190	208	226	244	262	280	298	316	
9	27	45	63	81	99	117	135	153	171	189	207	225	243	261	279	297	315	
8	26	44	62	80	98	116	134	152	170	188	206	224	242/	260	278	296	314	
7	25	43	61	79	97	115	133	151	169	187	205	223	-241	259	217	295	313	
6	24	42	60	78	96	114	132	150	168	186	204	222	240	258	276	294	312	
5	23	41	59	77	95	113	131	149	167	185	203/	221	239	257	275	293	311	
4	22	40	58	76	94	112	130	148	166	184	/20/2	220	238	256	274	292	310	
3	21	39	57	75	93	111	129	147	165	183	201	219	237	255	273	291	309	
2	20	38	56	74	92	110	128	146	164	182	200	218	236	254	272	290	308	
1	19	37	55	73	91	109	127	145	163	181	199	217	235	253	271	289	307	


First Pixel


 \bigcirc

Pixel Dump Pictures


The following images are the output of the Pixel Data command. The data ranges from 0 for complete black, to 63 for complete white. An internal AGC circuit adjusts the shutter value to keep the brightest feature (max pixel) in the mid 50's.












(c) Burl Formica



(d) USAF Test Chart

Shutter_Upper Access: Read	r		Address: 0x49 Reset Value: 0x01									
Bit	7	6	5	4	3	2	1	0				
Field	S ₁₅	S ₁₄	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S ₉	S ₈				
Shutter_Lowe Access: Read	r	Address: 0x4A Reset Value: 0x00										
Bit	7	6	5	4	3	2	\wedge 1	0				
Field	\$ ₇	S ₆	\$ ₅	S ₄	S ₃	S ₂) S ₁	S ₀				
						\sim	/					

Data Type: Sixteen bit word.

USAGE: Units are clock cycles; default value is $0x0100_{HEX}$. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The sensor adjusts the shutter to keep the average and maximum pixel values within normal operating ranges. The shutter value may vary with every frame. Each time the shutter changes, it changes by $\pm 1/16$ of the current value,




Figure 33. Typical Mean Shutter vs. z (white paper).

Note:

This graph is obtained by getting multiple readings over different heights.

 \bigcirc

The maximum value of the shutter is dependent upon the clock frequency. The formula for

Obsoletes 5988-9165EN June 17, 2003 5988-9773EN the maximum shutter value is:

Max shutter value = $\frac{\text{clock freq}}{\text{Frame Rate}} - 3476$

For a clock frequency of 24 MHz, the following table shows the maximum shutter value. 1 clock cycle is 41.67 nsec.

Frames/secor	d	Max Shu	tter		\frown		
		Decimal	Hex		Upper	Lower	
1512		12397	0x306D		30	6D	🔶 🗲 Default Max Shutt
369	l	61564	0xF07C		FO	70	
Frame_Period Access: Read/Write			Address: 0x4 Reset Value:				\bigcirc
Bit	7	6		4	3	2	1 0
Field	FP ₆	FP ₅	FP ₄	FP ₃	FP ₂	FP ₁ FP ₀	
Cloc	k Rato		l) \rightarrow Counts	nits are clock cycl (hex) \rightarrow Coun Clocks/Fra	ts (2's comple		
(frames/sec)		Decimal		(2's comple			
369		65024		02		← Maximum I	Frame Time
1512		15872		C2		← Nominal Fra	amo Timo
Changing the fram Ordering Infor Specify part	mation		naximum speed, a	acceleration limits	, and dark surface	e performance.	
ADNS-2620 =			nline packa	~ .ge (DIP), 40	per tube.		
www.agilent For product informat distributors, please (For technical assista Americas/Canada: + (916) 788-6763 Europe: +49 (0) 6441 China: 10800 650 00 Hong Kong: (65) 675 India, Australia, New Japan: (+81 3) 3335 0120-61-1280(Dome: Korea: (65) 6755 198	ion and a complete jo to our web site nce call: 1 (800) 235-0312 s 92460 17 6 2394 Xeatand: 165) 675 8152(Domestic./m Stic.Om)	5 1939	<> >				
Singapore, Malaysia Indonesia: (65) 6755 Taiwan: (65) 6755 18 Data subject to chan	2044 43			·			

Agilent Technologies