
Document Title

128M x 8 Bit NAND Flash Memory



Note : For more detailed features and specifications including FAQ, please refer to Samsung's Flash web site. http://www.samsung.com/Products/Semiconductor/Flash/TechnicalInfo/datasheets.htm

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near your office.



128M x 8 Bit NAND Flash Memory

FEATURES

- Voltage Supply : 2.7V~3.6V
- Organization
- Memory Cell Array : (128M + 4,096K)bit x 8bit - Data Register : (512 + 16)bit x8bit multipled by eight planes
- Automatic Program and Erase - Page Program : (512 + 16)Byte
- Block Erase : (16K + 512)Byte
- 528-Byte Page Read Operation
- Random Access : 12µs(Max.)
- Serial Page Access : 50ns(Min.)
- Fast Write Cycle Time
- Program time : 200µs(Typ.)
- Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- Endurance : 100K Program/Erase Cycles
- Data Retention : 10 Years
- Command Register Operation
- Intelligent Copy-Back Operation
- · Package :

1234567891011213456789212234

- K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 : 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch)
- Simultaneous Four Page/Block Program/Erase

48-pin TSOP1

Standard Type 12mm x 20mm

PIN CONFIGURATION

GENERAL DESCRIPTION

The K9K1G08U0M is a 128M(134,217,728)x8bit NAND Flash Memory with a spare 4.096K(4,194,304)x8bit. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 200µs on the 528-byte page and an erase operation can be performed in typical 2ms on a 16K-byte block. Data in the page can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command inputs. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9K1G08U0M's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm. The K9K1G08U0M-YCB0/YIB0 is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility

PIN DESCRIPTION

	Pin Name	Pin Function
	I/O0 ~ I/O7	Data Input/Outputs
)	CLE	Command Latch Enable
/	Address Latch Enable	
	CE	Chip Enable
	RE	Read Enable
	WE	Write Enable
	WP	Write Protect
	R/B	Ready/Busy output
	Vcc	Power(+2.7V~3.6V)
	Vss	Ground
	N.C	No Connection


NOTE : Connect all Vcc and Vss pins of each device to common power supply outputs. Do not leave Vcc or Vss disconnected

447645443241409383765543323130982765

N.C N.C I/O7 I/O6



Figure 1. Functional Block Diagram



* A8 is set to "Low" or "High" by the 00h or 01h Command.

* L must be set to "Low".

* The device ignores any additional input of address cycles than reguired.



FLASH MEMORY

Product Introduction

The K9K1G08U0M is a 1,026Mbit(1,107,296,436 bit) memory organized as 262,144 rows(pages) by 528 columns. Spare sixteen columns are located from column address of 512 to 527. A 528-byte data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of two NAND structured strings. A NAND structure consists of 16 cells. Total 135168 NAND cells reside in a block. The array organization is shown in Figure 2. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 8,192 separately erasable 16K-byte blocks. It indicates that the bit by bit erase operation is prohibited on the K9K1G08U0M.

The K9K1G08U0M has addresses multiplexed into 8 I/O's. This scheme dramatically reduces pin counts and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins: The 128M byte physical space requires 27 addresses, thereby requiring four cycles for byte-level addressing: column address; low row address and high row address, in that order. Page Read and Page Program need the same four address cycles following the required command input. In Block Erase operation, however, only the three row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9K1G08U0M.

The device provides simultaneous program/erase capability up to four pages/blocks. By dividing the memory array into eight 128Mbit separate planes, simultaneous multi-plane operation dramatically increases program/erase performance by 4X while still maintaining the conventional 512 byte structure.

The extended pass/fail status for multi-plane program/erase allows system software to quickly identify the failing page/block out of selected multiple pages/blocks. Usage of multi-plane operations will be described further throughout this document.

In addition to the enhanced architecture and interface, the device incorporates copy-back program feature from one page to another of the same plane without the need for transporting the data to and from the external buffer memory. Since the time-consuming burst-reading and data-input cycles are removed, system performance for solid-state disk application is significantly increased.

Function	1st. Cycle	2nd. Cycle	3rd. Cycle	Acceptable Command during Busy
Read 1	00h/01h ^(j)	-	-	
Read 2	50h)) -	-	
Read ID	9Ôh	<u> </u>	-	
Reset	FFh	-	-	0
Page Program (True) ⁽²⁾	80h	10h	-	
Page Program (Dummy) ⁽²⁾	80h	11h	-	
Copy-Back Program(True) ⁽²⁾	00h 🗸	8Ah	10h	
Copy-Back Program(Dummy) ⁽²⁾	03h	8Ah	11h	
Block Erase	🔷 60h	D0h	-	
Multi-Plane Block Erase	60h60h	D0h	-	
Read Status	->70h	-	-	0
Read Multi-Plane Status	71h ⁽³⁾	-	-	0

Table 1. Command Sets

NOTE : 1. The 00h command defines starting address of the 1st half of registers.

The 01h command defines starting address of the 2nd half of registers.

After data access on the 2nd half of register by the 01h command, the status pointer is

- automatically moved to the 1st half register(00h) on the next cycle.
- 2. Page Program (True) and Copy-Back Program (True) are available on 1 plane operation.

Page Program(Dummy) and Copy-Back Program(Dummy) are available on the 2nd,3rd,4th plane of multi plane operation.

3. The 71h command should be used for read status of Multi Plane operation.


Caution : Any undefined command inputs are prohibited except for above command set of Table 1.



Memory Map

The device is arranged in eight 128Mbit memory planes. Each plane contains 1,024 blocks and 528 byte page registers. This allows it to perform simultaneous page program and block erase by selecting one page or block from each plane. The block address map is configured so that multi-plane program/erase operations can be executed for every four sequential blocks by dividing the memory array into plane 0~3 or plane 4~7 separately. For example, multi-plane program/erase operations into plane 2,3,4 and 5 are prohibited.

Figure 3. Memory Array Map





FLASH MEMORY

Pin Description

Command Latch Enable(CLE)

The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.

Address Latch Enable(ALE)

The ALE input controls the activating path for address to the internal address registers. Addresses are latched on (the rising edge of WE with ALE high.

Chip Enable(CE)

The \overline{CE} input is the device selection control. When \overline{CE} goes high during a read operation the device is returned to standby mode. However, when the device is in the busy state during program or erase, \overline{CE} high is ignored, and does not return the device to standby mode.

Write Enable(WE)

The $\overline{\text{WE}}$ input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the $\overline{\text{WE}}$ pulse. The $\overline{\text{WE}}$ must be held high when outputs are activated.

Read Enable(RE)

The RE input is the serial data-out control, and when active drives the data onto the 10 bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.

I/O Port : I/O 0 ~ I/O 7

The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.

Write Protect(WP)

The \overline{WP} pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the \overline{WP} pin is active low.

Ready/Busy(R/B)

The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.



FLASH MEMORY

Absolute Maximum Ratings

Paran	neter	Symbol	Rating	Unit
	a ta Maa	Vin	-0.6 to + 4.6	V
Voltage on any pin relative to Vss		Vcc	-0.6 to + 4.6	
Temperature Under Dise	K9K1G08U0M-YCB0	-10 to +125		
Temperature Under Bias	K9K1G08U0M-YIB0	TBIAS	-40 to +125	
Storage Temperature	Storage Temperature		-65 to +150	¢ v

NOTE :

1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.

Maximum DC voltage on input/output pins is Vcc.+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods 2005/

2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

(Voltage reference to GND, K9K1G08U0M-YCB0 :TA=0 to 70°C, K9K1G08U0M-YIB0:TA=-40 to 85°C)

Parameter	Symbol	Min	Тур.	Max	Unit
Supply Voltage	Vcc	2.7	3.3	3.6	V
Supply Voltage	Vss	0	9	0	V
				>	•

DC and Operating Characteristics (Recommended operating conditions otherwise noted.)

	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating	Sequential Read	Icc1	tRC=50ns, CE=VIL, LOUT=0mA	-	10	30	
Current	Program	Icc2	//->	-	10	30	mA
	Erase	Icc3	- // -	-	10	30	IIIA
Stand-by Cu	irrent(TTL)	ISB1	CE=VIH, WP= 0V/Vcc	-	-	1	
Stand-by Cu	irrent(CMOS)	ISB2	CE=Vcc-0.2, WP = 0V/Vcc	-	10	50	
Input Leaka	ge Current	Iц	VIN=0 to 3.6V	-	-	±10	μA
Output Leak	age Current	ILO _	VOUT=0 to 3.6V	-	-	±10	
Input High V	/oltage	VIH*	-	2.0	-	Vcc+0.3	
Input Low V	oltage, All inputs	VIL*	-	-0.3	-	0.8	v
Output High	Voltage Level	VOH	400μA	2.4	-	-	v
Output Low	Voltage Level	Vol	lo _L ≠2.1mA	-	-	0.4	1
Output Low	Current(R/B)	IOL(R/B)	Vol=0.4V	8	10	-	mA

NOTE : VIL can undershoot to -0.4V and VH can overshoot to VCC +0.4V for durations of 20 ns or less.



FLASH MEMORY

Valid Block

Parameter	Symbol	Min	Тур.	Max	Unit
Valid Block Number	N∨в	8,052	-	8,192	Blocks

NOTE :

1. The K9K1G08U0M may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for an appropriate management of invalid blocks.

2. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

3. Minimum 1004 valid blocks are guaranteed for each contiguous 128Mb memory space

AC Test Condition

(K9K1G08U0M-YCB0 :TA=0 to 70°C, K9K1G08U0M-YIB0:TA=-40 to 85°C, VCC=2.7V~3.6V unless otherwise)

Parameter	Value
Input Pulse Levels	0.4V to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load (3.0V +/-10%)	1 TTL GATE and CL=50pF
Output Load (3.3V +/-10%)	1 TTL GATE and CL=100pF

Capacitance(TA=25°C, Vcc=3.3V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
nput/Output Capacitance	Ci/o	VIL=0V	~ ~ ~	20	pF
nput Capacitance	CIN	VIN=0V	1-2	20	٦a

MODE SELECTION

CLE	ALE	CE	WE	RE	WP		Mode	
Н	L	L		H~~	∖ x	Read Mode	Command Input	
L	Н	L		(H))x		Address Input(4clock)	
Н	L	L		\wedge H $>$	Н	Write Mode	Command Input	
L	н	L		<u></u> н	Н		Address Input(4clock)	
L	L	L		H/	Н	Data Input		
L	L	L	H		Х	Sequential Rea	ad & Data Output	
L	L	L	Н	H.	Х	During Read(E	Busy)	
Х	Х	X	Х	Х	Н	During Program	m(Busy)	
Х	Х	x 🔇	X	Х	Н	During Erase(Busy)	
Х	X ⁽¹⁾	X	X	Х	L	Write Protect		
Х	Х	H	X	Х	0V/Vcc(2)	Stand-by		

NOTE : 1. X can be VIL or VIH.

2. WP should be biased to CMQS high or CMOS low for standby.

Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
Program Time	tPROG	-	200	500	μs	
Dummy Busy Time for Multi Plane Program		tDBSY		1	10	μs
Number of Partial Program Cycles	Main Array	Non	-	-	1	cycle
in the Same Page	Spare Array	Nop	-	-	2	cycles
Block Erase Time		tBERS	-	2	3	ms



FLASH MEMORY

K9K1G08U0M

AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE setup Time	tcls	0	-	ns
CLE Hold Time	tCLH	10	-	ns
CE setup Time	tcs	0	-	ns
CE Hold Time	tсн	10	- <	ns (
WE Pulse Width	twp	25(1)		ns
ALE setup Time	tals	0	- ((ns
ALE Hold Time	talh	10	- (()) ns
Data setup Time	tDS	20		ns
Data Hold Time	tDH	10	$\left(\begin{array}{c} - \end{array} \right)$	ns
Write Cycle Time	twc	50		ns
WE High Hold Time	twн	15		ns

 $\wedge \quad \Diamond$

NOTE : 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.

AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR.		12	μs
ALE to RE Delay(ID read)	tAR1	19	-	ns
ALE to RE Delay(Read cycle)	tar2	50	-	ns
CLE to RE Delay	tCLR	50	-	ns
Ready to RE Low	/trr	20	-	ns
RE Pulse Width	/ tRP	30	-	ns
WE High to Busy	√ twв	-	100	ns
Read Cycle Time	tRC	50	-	ns
RE Access Time		-	35	ns
RE High to Output Hi-Z	tRHZ	15	30	ns
CE High to Output Hi-Z	tchz	-	20	ns
RE High Hold Time	treh	15	-	ns
Output Hi-Z to RE Low	tiR	0	-	ns
Last RE High to Busy(at sequential read)	<pre>trb</pre>	-	100	ns
$\overline{\text{CE}}$ High to Ready(in case of interception by $\overline{\text{CE}}$ at read	d) tCRY	-	50 +tr(R/B) ⁽¹⁾	ns
CE Access Time	tCEA	-	45	ns
CE High Hold Time(at the last serial read)(2)	tCEH	100	-	ns
WE High to RE Low	twhr	60	-	ns
Device Resetting Time(Read/Program/Erase)	trst	-	5/10/500 ⁽³⁾	μs

NOTE : 1. The time to Ready depends on the value of the pull-up resistor tied R/B pin.
2. To break the sequential read cycle, CE must be held high for longer time than tCEH.
3. If reset command(FEh) is written at Ready state, the device goes into Busy for maximum 5us.



FLASH MEMORY


NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level or as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block of the NAND Flash, however, is fully guaranteed to be a valid block. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh data at the column address of 517. Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 4). Any intentional erasure of the original invalid block information is prohibited.






FLASH MEMORY

NAND Flash Technical Notes (Continued)

Error in write or read operation

Within its life time, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
	Erase Failure	Status Read after Erase> Block-Replacement
Write	Program Failure	Status Read after Program> Block Replacement Read back (Verify after Program)> Block Replacement or ECC Correction
Read	Single Bit Failure	Verify ECC -> ECC Correction






FLASH MEMORY

Read Flow Chart

NAND Flash Technical Notes (Continued)

Erase Flow Chart



- Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B') * Step3
- Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.
- * Step4

Do not erase or program to Block 'A' by creating an 'invalid Block' table or other appropriate scheme.



FLASH MEMORY

Pointer Operation

Samsung NAND Flash has three address pointer commands as a substitute for the two most significant column addresses. '00h' command sets the pointer to 'A' area(0~255byte), '01h' command sets the pointer to 'B' area(256~511byte), and '50h' command sets the pointer to 'C' area(512~527byte). With these commands, the starting column address can be set to any of a whole page(0~527byte). '00h' or '50h' is sustained until another address pointer command is inputted. '01h' command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power_Up is executed once with '01h' command, the address pointer returns to 'A' area by itself. To program data starting from 'A' or 'C' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary. To program data starting from 'B' area, '01h' command must be inputted right before '80h' command is written.

Table 2. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 byte	1st half array(A)
01h	256 ~ 511 byte	2nd half array(B)
50h	512 ~ 527 byte	spare array(C)





Figure 5 Block Diagram of Pointer Operation


(1) Command input sequence for programming 'A' area



ELECTRONICS


System Interface Using CE don't-care.

For an easier system interface, \overline{CE} may be inactive during the data-loading or sequential data-reading as shown below. The internal 528byte page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating \overline{CE} during the data-loading and reading would provide significant savings in power consumption.






Command Latch Cycle





FLASH MEMORY


Input Data Latch Cycle






FLASH MEMORY

Status Read Cycle



SAMSUNG ELECTRONICS

FLASH MEMORY




Read1 Operation(Intercepted by CE)




FLASH MEMORY

Sequential Row Read Operation (Within a Block)






BLOCK ERASE OPERATION(ERASE ONE BLOCK)








FLASH MEMORY

SAMSUNG ELECTRONICS


FLASH MEMORY



Multi-Plane Block Erase Operation into Plane 0~3 or Plane 4~7

* For Multi-Plane Erase operation, Block address to be erased should be repeated before "D0H" command.


Ex.) Four-Plane Block Erase Operation





FLASH MEMORY


Read ID Operation





FLASH MEMORY

Copy-Back Program Operation





FLASH MEMORY

Device Operation

PAGE READ

Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with four address cycles. Once the command is latched, it does not need to be written for the following page read operation. Three types of operations are available : random read, serial page read and sequential row read.

The random read mode is enabled when the page address is changed. The 528 bytes of data within the selected page are transferred to the data registers in less than $12\mu s(tr)$. The system controller can detect the completion of this data transfer(tr) by analyzing the <u>output of R/B pin</u>. Once the data in <u>a page</u> is loaded into the registers, they may be read out in 50ns cycle time by sequentially pulsing RE. High to low transitions of the RE clock output the data stating from the selected column address.

After the data of last column address is clocked out, the next page is automatically selected for sequential row read. Waiting 12µs again allows reading the selected page. The sequential row read operation is terminated by bringing CE high. The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of bytes 512 to 527 may be selectively accessed by writing the Read2 command. Addresses Ao to A3 set the starting address of the spare area while addresses A4 to A7 are ignored. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare sixteen bytes of each page may be sequentially read. The Read1 command(00h/01h) is needed to move the pointer back to the main area. Figures 8 to 11 show typical sequence and timings for each read operation.





Figure 8. Read1 Operation

* After-data access on 2nd half array by 01h command, the start pointer is automatically moved to 1st half array (00h) at next cycle.



FLASH MEMORY






The Sequential Read 1 and 2 operation is allowed only within a block and after the last page of a block is readout, the sequential read operation must be terminated by bringing CE high. When the page address moves onto the next block, read command and address must be given.



FLASH MEMORY


Figure 11. Sequential Row Read2 Operation



The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte or consecutive bytes up to 528, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 1 for main array and 2 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes of data may be loaded into the page register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell. Serial data loading can be started from 2nd half array by moving pointer. About the pointer operation, please refer to the attached technical notes.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the four cycle address input and then serial data loading. The bytes other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state control automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(1/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 12). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.

Figure 12. Program & Read Status Operation






BLOCK ERASE

The Erase operation is done on a block(16K Byte) basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command(60h). Only address A14 to A26 is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory <u>con</u>tents are not accidentally erased due to external noise conditions.

At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 13 details the sequence.

Figure 13. Block Erase Operation



Multi-Plane Page Program into Plane 0~3 or Plane 4~7

Multi-Plane Page Program is an extension of Page Program, which is executed for a single plane with 528 byte page registers. Since the device is equipped with eight memory planes, activating the four sets of 528 byte page registers into plane 0~3 or plane 4~7 enables a simultaneous programming of four pages. Partial activation of four planes is also permitted.

After writing the first set of data up to 528 byte into the selected page register, Dumby Page Program command (11h) instead of actual Page Program (10h) is inputted to finish data-loading of the current plane and move to the next plane. Since no programming process is involved, R/B remains in Busy state for a short period of time(tDBSY). Read Status command (standard 70h or alternate 71h) may be issued to find out when the device returns to Ready state by polling the Ready/Busy status bit(I/O 6). Then the next set of data for one of the other planes is inputted with the same command and address sequences. After inputting data for the last plane, actual True Page Program (10h) instead of dumy Page Program command (11h) must be followed to start the programming process. The operation of R/B and Read Status is the same as that of Page Program. Since maximum four pages into plane 0~3 or plane 4~7 are programmed simultaneously, pass/fail status is available for each page when the program operation completes. The extended status bits (I/O1 through I/O 4) are checked by inputting the Read Multi-Plane Status Register. Status bit of I/O 0 is set to "1" when any of the pages fails.

Multi-Plane page Program with "01h" pointer is not supported, thus prohibited.

tDBSY **t**PROG **t**DBSY **t**DBSY R/B Address & Address & Address & Address & 71h 80h 80ŀ 10h I/O0~7 11h 80h 11h 11h 80h Data Input Data Input Data Input Data Input A0 ~ A7 & A9 ~ A26 Au~ A7 & A9 ~ A26 528 Byte Data 0 ~ A7 & A9 ~ A26 528 Byte Data A0 ~ A7 & A9 ~ A26 A₀ 528 Byte Data 528 Byte Data 80 . 11h 80ł 10h 80 11h 80h (11h Data ► • ► input Plane 0 Plane 2 Plane 3 Plane 1 (1024 Block) (1024 Block) (1024 Block) (1024 Block) Block 3 Block 2 Block 1 Block 0 Block 7 Block 5 Block 6 Block 4 • • Block 4091 Block 4090 Block 4089 Block 4088 Block 4094 Block 4095 Block 4093 Block 4092


Figure 14. Four-Plane Page Program



FLASH MEMORY

Restriction in addressing with Multi Plane Page Program


While any block in each plane may be addressable for Multi-Plane Page Program, the five least significant addresses(A9-A13) for the selected pages at one operation must be the same. Figure 15 shows an example where 2nd page of each addressed block is selected for four planes. However, any arbitrary sequence is allowed in addressing multiple planes as shown in Figure 16.



Multi-Plane Block Erase into Plane 0~3 or Plane 4~7

Basic concept of Multi-Plane Block Érase operation is identical to that of Multi-Plane Page Program. Up to four blocks, one from each plane can be simultaneously erased. Standard Block Erase command sequences (Block Erase Setup command followed by three address cycles) may be repeated up to four times for erasing up to four blocks. Only one block should be selected from each plane. The Erase Confirm command initiates the actual erasing process. The completion is detected by analyzing R/B pin or Ready/Busy status (I/O 6). Upon the erase completion, pass/fail status of each block is examined by reading extended pass/fail status(I/O 1 through I/O 4).

Figure 18. Four Block Frase Operation






FLASH MEMORY

Copy-Back Program

The copy-back program is configured to quickly and efficiently rewrite data stored in one page within the plane to another page within the same plane without utilizing an external memory. Since the time-consuming sequently-reading and its re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also need to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without burst-reading cycle and copying-program with the address of destination page. A normal read operation with "00h" command and the address of the source page moves the whole 528byte data into the internal buffer. As soon as the device returns to Ready state, Page-Copy Data-input command (8Ah) with the address cycles of destination page followed may be written. The Program Confirm command (10h) is required to actually begin the programming operation. Copy-Back Program operation is allowed only within the same memory plane. Once the Copy-Back Program is finished, any additional partial page programming into the copied pages is prohibited before erase. A14, A15 and A26 must be the same between source and target page. Figure19 shows the command sequence for single plane operation. "When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But, if Copy-Back operations are accumulated over time, bit error due to charge loss is not checked by external error detection/correction scheme. For this reason, two bit error correction is recommended for the use of Copy-Back operation."






Multi-Plane Copy-Back Program


Multi-Plane Copy-Back Program is an extension of one page Copy-Back Program into four plane operation. Since the device is equipped with four memory planes, activating the four sets of 528 byte page registers enables a simultaneous Multi-Plane Copy-Back programming of four pages. Partial activation of four planes is also permitted.

First, normal read operation with the "00h"command and address of the source page moves the whole 528 byte data into internal page buffers. Any further read operation for transferring the addressed pages to the corresponding page register must be executed with "03h" command instead of "00h" command. Any plane may be selected without regard to "00h" or "03h". Up to four planes may be addressed. Data moved into the internal page registers are loaded into the destination plane addresses. After the input of command sequences for reading the source pages, the same procedure as Multi-Plane Page programming except for a replacement address command with "8Ah" is executed. Since no programming process is involved during data loading at the destination plane address , R/B remains in Busy state for a short period of time(tDBSY). Read Status command (standard 70h or alternate 71h) may be issued to find out when the device returns to Ready state by polling the Ready/Busy status bit(I/O 6). After inputting data for the last plane, actual True Page Program (10h) instead of dummy Page Program command (11h) must be followed to start the programming process. The operation of R/B and Read Status is the same as that of Page Program. Since maximum four pages are programmed simultaneously, pass/fail status is available for each page when the program operation completes. No pointer operation is supported with Multi-Plane Copy-Back Program. Once the Multi-Plane Copy-Back Program is finished, any additional partial page programming into the copied pages is prohibited before erase once the Multi-Plane Copy-Back Program is finished.





FLASH MEMORY





FLASH MEMORY

 \bigtriangledown

READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing <u>70h</u> command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

For Read Status of Multi Plane Program/Erase, the Read Multi-Plane Status command(71h) should be used to find out whether multi-plane program or erase operation is completed, and whether the program or erase operation is completed successfully. The pass/fail status data must be checked only in the Ready condition after the completion of Multi-Plane program or erase operation.

C					
I/O No.	Status	Definition by 70h Command		Definition by 71h Command	
I/O 0	Total Pass/Fail	Pass : "0"	Fail : "1"	Pass : "0" ⁽¹⁾	Fail : "1"
I/O 1	Plane 0 Pass/Fail	Must be don't -cared		Pass : "0" ⁽²⁾	Fail : "1"
I/O 2	Plane 1 Pass/Fail	Must be don't -cared		Pass : "0"(2)	Fail : "1"
I/O 3	Plane 2 Pass/Fail	Must be don't -cared		Pass : (0"/2)	Fail : "1"
I/O 4	Plane 3 Pass/Fail	Must be don't -cared		∖ Pasø≒,"0"(2)	Fail : "1"
I/O 5	Reserved	Must be don't -cared	\sim \sim \sim \sim	Must be don't-cared	
I/O 6	Device Operation	Busy : "0"	Ready>: "1"	Busy : "0"	Ready : "1"
I/O 7	Write Protect	Protected : "0"	Not Protected : "1"	Protected : "0"	Not Protected : "1"


Table4. Read Staus Register Definition

NOTE : 1. I/O 0 describes combined Pass/Fail condition for all planes. If any of the selected multiple pages/blocks fails in Program/ Erase operation, it sets "Fail" flag.

2. The pass/fail status applies only to the corresponding plane.

Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Four read cycles sequentially output the manufacture code(ECh), and the device code (79h), Reserved(A5h), Multi plane operation code(C0h) respectively. A5h must be don't-cared. Coh means that device supports Multi Plane operation. The command register remains in Read ID mode until further commands are issued to it. Figure 22 shows the operation sequence.





FLASH MEMORY

RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to table 5 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to the test to table 5 after the Reset command is written. Refer to Figure 23 below.

Figure 23. RESET Operation

		trst	$\left(\left(\begin{array}{c} \end{array} \right) \right)$
R/B			
1/00 -			$(\frown \land$
I/O0~7	(FFh)		

Table5. Device Status


	After Power-up	After Reset
Operation Mode	Read 1	Waiting for next command



FLASH MEMORY

READY/BUSY


The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig 24). (Is value can be determined by the following guidance.





Data Protection

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V. WP pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 10µs is required before internal circuit gets ready for any command sequences as shown in Figure 25. The two step command sequence for program/erase provides additional software/protection.





Package Dimensions

FLASH MEMORY

Package Dimensions

48-Pin Lead Plastic Thin Small Out-Line Package Type(I)

