FLASH MEMORY

Document Title

32M x 8 Bit , 16M x 16 Bit NAND Flash Memory

Revision History

Revision No.	History	Draft Date Remark
0.0	Initial issue.	May. 15th 2001 Advance
0.1	At Read2 operation in X16 device : A3 ~ A7 are Don't care ==> A3 ~ A7 are "L"	Sep. 20th 2001
0.2	1. IoL(R/\overline{B}) of 1.8V device is changed.	Nov. 5th 2001
	-min. Value: 7mA>3mA	
	-typ. Value: 8mA>4mA	
	2. AC parameter is changed.	
	tRP(min.) : 30ns> 25ns	~
	3. \overline{WP} pin provides hardware protection and is recommended to be kept	$\langle \rangle$
	at VIL during power-up and power-down and recovery time of minimum	
	1µs is required before internal circuit gets ready for any command	
	sequences as shown in Figure 15.	
	> WP pin provides hardware protection and is recommended to be	
	kept at Vi∟ during power-up and power-down and recovery time of	
	minimum 10 μ s is required before internal circuit gets ready for any	
	command sequences as shown in Figure 15.	
0.3	1. X16 TSOP1 pin is changed. : #36 pin is changed from Vcco to N.C.	Feb. 15th 2002
0.4	1. In X16 device, bad block information location is changed from 256th	
	byte to 256th and 261th byte. 2. tAR1, tAR2 are merged to tAR (page 12)	Apr. 15th 2002
	(before revision) min. $tAR1 = 20$, min. $tAR2 = 50$ ns	
	(after revision) min. tAR = 40ns 3. min. tCLR is changed from 50ns to 10ns.(page12)	
	4. min. tREA is changed from 35ns to 30ns.(page12)	
	5. min. tWC is changed from 50ns to 45ns.(page12)	
	6. Unique ID for Copyright Protection is available	
	-The device includes one block sized OTP(One Time Programmable), which can be used to increase system security or to provide	
	identification capabilities. Detailed information can be obtained by	
	contact with Samsung.	
	7. tRHZ is divide into tRHZ and tOH.(page 12)	
	-TRHZ: RE High to Output Hi-Z	
	-tOH: RE High to Output Hold 8. tCHZ is divide into tCHZ and tOH.(page 12)	
<	- tCHZ : CE High to Output Hi-Z	
\sim	tOH : CE High to Output Hold	
\sim	$\langle \rangle$	
te : For more det	ailed features and specifications including FAQ, please refer to Samsung's	Flash web site.

http://www.samsung.com/Products/Semiconductor/Flash/TechnicalInfo/datasheets.htm

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



Note

FLASH MEMORY

Remark

Document Title

32M x 8 Bit , 16M x 16 Bit NAND Flash Memory

Revision History Revision No. History Draft Date 0.5 Nov. 22.2002 1. Add the Rp vs tr ,tf & Rp vs ibusy graph for 1.8V device (Page 33) 2. Add the data protection Vcc guidence for 1.8V device - below about 1.1V. (Page 34) 0.6 The min. Vcc value 1.8V devices is changed. Mar. 6.2003 K9F56XXQ0B : Vcc 1.65V~1.95V --> 1.70V~1.95V 0.7 Pb-free Package is added. Mąr. 13rd 2003 K9F5608U0B-FCB0,FIB0 K9F5608Q0B-HCB0,HIB0 K9F5616U0B-HCB0,HIB0 K9F5616U0B-PCB0,PIB0 K9F5616Q0B-HCB0.HIB0 K9F5608U0B-HCB0,HIB0 K9F5608U0B-PCB0,PIB0 New definition of the number of invalid blocks is added 0.8 Apr. 4th 2003 (Minimum 1004 valid blocks are guaranteed for each contiguous 128Mb memory space.) 1. Pin assignment of TBGA A3 ball is changed. 0.9 May. 24th 2003 (before) N.C --> (after) Vss 2. Note is added. (VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less.) 1.0 1. Add the Protrusion/Burr value in WSOP1 KKG Diagram. Apr. 24th 2004 1.1 1. PKG(TSOP1, WSOP1) Dimension Change May. 24th 2004

Note : For more detailed features and specifications including FAQ, please refer to Samsung's Flash web site. http://www.samsung.com/Products/Semiconductor/Flash/TechnicalInfo/datasheets.htm

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.



32M x 8 Bit / 16M x 16 Bit NAND Flash Memory

PRODUCT LIST

Part Number	Vcc Range	Organization	PKG Type
K9F5608Q0B-D,H	1.70 ~ 1.95V	X8	- TBGA
K9F5616Q0B-D,H	1.70 - 1.50 V	X16	
K9F5608U0B-Y,P			TSOP1
K9F5608U0B-D,H	2.7 ~ 3.6V	X8	TBGA
K9F5608U0B-V,F			
K9F5616U0B-Y,P		X16	TSØP1
K9F5616U0B-D,H		X10	TBGA

FEATURES

- Voltage Supply
 - 1.8V device(K9F56XXQ0B) : 1.70~1.95V
 - 3.3V device(K9F56XXU0B) : 2.7 ~ 3.6 V
- Organization
- Memory Cell Array
- X8 device(K9F5608X0B) : (32M + 1024K)bit x 8 bit
- X16 device(K9F5616X0B) : (16M + 512K)bit x 16bit - Data Register
- X8 device(K9F5608X0B) : (512 + 16)bit x 8bit - X16 device(K9F5616X0B) : (256 + 8)bit x16bit
- Automatic Program and Erase
- Page Program
- X8 device(K9F5608X0B) : (512 + 16)Byte
- X16 device(K9F5616X0B) : (256 + 8)Word
- Block Frase
- X8 device(K9F5608X0B) : (16K + 512)Byte - X16 device(K9F5616X0B) : (8K + 256)Word
- Page Read Operation
- Page Size
- X8 device(K9F5608X0B) : (512 + 16)Byte
- X16 device(K9F5616X0B) : (256 + 8)Word
- Random Access : 10µs(Max.)
- Serial Page Access : 50ns(Min.)

- Fast Write Cycle Time
- Program time : 200µs(Typ.)
- Block Erase Time : 2ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
- Rogram/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
- 100K Program/Erase Cycles - Endurance
- Data Retention : 10 Years
- Command Register Operation
- Intelligent Copy-Back
- Unique ID for Copyright Protection
- Package
 - K9F56XXU0B-YCB0/YIB0
 - 48 Pin TSOP I (12 x 20 / 0.5 mm pitch)
 - K9F56XXX0B-DCB0/DIB0
 - 63-Ball TBGA (9 x 11 /0.8mm pitch, Width 1.0 mm)
 - K9F5608U0B-VCB0/VIB0
 - 48 Pin WSOP I (12X17X0.7mm)
 - K9F56XXU0B-PCB0/PIB0
 - 48 Pin TSOP I (12 x 20 / 0.5 mm pitch) Pb-free Package - K9F56XXX0B-HCB0/HIB0
 - 63- Ball TBGA (9 x 11 /0.8mm pitch , Width 1.0 mm) - Pb-free Package
 - K9F5608U0B-FCB0/FIB0
 - 48 Pin WSOP I (12X17X0.7mm) Pb-free Package * K9F5608U0B-V,F(WSOPI) is the same device as K9F5608U0B-Y,P(TSOP1) except package type.

GENERAL DESCRIPTION


Offered in 32Mx8bit or 16Mx16bit, the K9F56XXX0B is 256M bit with spare 8M bit capacity. The device is offered in 1.8V or 3.3V Vcc. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 2001s on the 528-byte(X8 device) or 264-word(X16 device) page and an erase operation can be performed in typical 2ms on a 16K-byte X8 device) or 8K-word(X16 device) block. Data in the page can be read out at 50ns cycle time per byte(X8 device) or word(X16 device). The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9F56XXX0B's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm.

The K9F56XXX0B is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.



FLASH MEMORY

PIN CONFIGURATION (TSOP1)




PACKAGE DIMENSIONS

SAMSUNG

ELECTRONICS






4

FLASH MEMORY


PIN CONFIGURATION (TBGA) K9F56XXX0B-DCB0,HCB0/DIB0,HIB0



SAMSUNG ELECTRONICS


PIN CONFIGURATION (WSOP1)

K9F5608U0B-VCB0,FCB0/VIB0,FIB0



PACKAGE DIMENSIONS

48-PIN LEAD PLASTIC VERY VERY THIN SMALL OUT-LINE PACKAGE TYPE (1)



SAMSUNG ELECTRONICS

PIN DESCRIPTION

Pin Name	Pin Function
I/O0 ~ I/O7 (K9F5608X0B) I/O0 ~ I/O15 (K9F5616X0B)	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O O pins float to high-z when the chip is deselected or when the outputs are disabled. I/O8 ~ I/O15 are used only in X16 organization device. Since command input and address input are x8 oper- ation, I/O8 ~ I/O15 are not used to input command & address. I/O8 ~ I/O15 are used only for data input and output.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of WE with ALE high.
CE	CHIP ENABLE The CE input is the device selection control. When the device is in the Busy state, CE high is ignored, and the device does not return to standby mode in program or erase operation. Regarding CE control during read operation, refer to 'Page read' section of Device operation.
RE	READ ENABLE The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.
WE	WRITE ENABLE The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
WP	WRITE PROTECT The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low.
R/B	READY/BUSY OUTPUT The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Vccq	OUTPUT BUFFER POWER Vcca is the power supply for Output Buffer. Vcca is internally connected to Vcc, thus should be biased to Vcc.
Vcc	POWER Vcc is the power supply for device.
Vss	
N.C	NO CONNECTION Lead is not internally connected.
GND	GND INPUT FOR ENABLING SPARE AREA To do sequential read mode including spare area , connect this input pin to Vss or set to static low state or to do sequential read mode excluding spare area , connect this input pin to Vcc or set to static high state.
DNU	DO NOT USE Leave it disconnected.

NOTE : Connect all Vcc and Vss pins of each device to common power supply outputs. Do not leave Vcc or Vss disconnected.






Figure 1-1. K9F5608X0B (X8) FUNCTIONAL BLOCK DIAGRAM

00h Command(Read) : Defines the starting address of the 1st half of the register.

01h Command(Read) : Defines the starting address of the 2nd half of the register.

* A8 is set to "Low" or "High" by the 00h or 01h Command.

* The device ignores any additional input of address cycles than reguired.






Figure 1-2. K9F5616X0B (X16) FUNCTIONAL BLOCK DIAGRAM

NOTE : Column Address Starting Address of the Register.

* L must be set to "Low".

* The device ignores any additional input of address cycles than reguired.



FLASH MEMORY

PRODUCT INTRODUCTION

The K9F56XXX0B is a 264Mbit(276,824,064 bit) memory organized as 65,536 rows(pages) by 528(X8 device) or 264(X16 device) columns. Spare eight columns are located from column address of 512~527(X8 device) or 256~263(X16 device). A 528-byte(X8 device) or 264-word(X16 device) data register is connected to memory cell arrays accommodating data transfer between the I/O buffers and memory during page read and page program operations. The memory array is made up of 16 cells that are serially connected to form a NAND structure. Each of the 16 cells resides in a different page. A block consists of two NAND structured strings. A NAND structure consists of 16 cells. Total 135168 NAND cells reside in a block. The array organization is shown in Figure 2-1,2-2. The program and read operations are executed on a page basis, while the erase operation is executed on a block basis. The memory array consists of 2048 separately erasable 16K-Byte(X8 device) or 8K-Word(X16 device) blocks. It indicates that the bit by bit erase operation is prohibited on the K9F56XXX0B.

The K9F56XXX0B has addresses multiplexed into 8 I/Os(X16 device case: lower 8 I/Os). K9F5616X0B allows sixteen bit wide data transport into and out of page registers. This scheme dramatically reduces pin counts while providing high performance and allows systems upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Data is latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset command, Read command, Status Read command, etc require just one cycle bus. Some other commands like Page Program and Copy-back Program and Block Erase, require two cycles: one cycle for setup and the other cycle for execution. The 32M-byte(X8 device) or 16M-word(X16 device) physical space requires 24 addresses(X8 device) or 23 addresses(X16 device), thereby requiring three cycles for word-level addressing: column address, low row address and high row address, in that order. Page Read and Page Program need the same three address cycles following the required command input. In Block Erase operation, however, only the two row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9F56XX0B.

The device includes one block sized OTP(One Time Programmable), which can be used to increase system security or to provide identification capabilities. Detailed information can be obtained by contact with Samsung,

Table 1. COMMAND SETS

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy		
Read 1	00h/01h ⁽¹⁾	//-			
Read 2	50h	- // -			
Read ID	90h				
Reset	FFh		0		
Page Program	80h)) 10h			
Copy-Back Program	00h 🔨 📏	8Ah			
Block Erase	60h	D0h			
Read Status	70h	-	0		

NOTE : 1. The 01h command is available only on X8 device(K9F5608X0B).

Caution : Any undefined command inputs are prohibited except for above command set of Table 1.



ABSOLUTE MAXIMUM RATINGS

	Parameter	Symbol	Rating			
ſ		Symbol	K9F56XXQ0B(1.8V)	K9F56XXU0B(3.3V)	Unit	
		Vin/out	-0.6 to + 2.45	-0.6 to + 4.6		
Voltage on any pin relativ	Vcc	-0.2 to + 2.45	-0.6 to + 4.6	v		
		Vccq	-0.2 to + 2.45	-0.6 to + 4.6	\sim	
Tomporatura Under Dica	K9F56XXX0B-XCB0	TBIAS	-10 to	+125	∕ °C	
Temperature Under Bias	K9F56XXX0B-XIB0	TBIAS	-40 to	-0		
Storogo Tomporaturo	K9F56XXX0B-XCB0	Тята	CE to		°C	
Storage Temperature	K9F56XXX0B-XIB0	ISIG	-65 to +150		-0	
Short Circuit Current		los		$5 \land \uparrow$	mA	
NOTE			()			

NOTE

1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30 ns.

Maximum DC voltage on input/output pins is Vcc.+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 $\langle \rangle$

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, K9F56XXX0B-XCB0 :TA=0 to 70°C, K9F56XXX0B-XIB0 :TA=-40/to 85°C)

Parameter	Symbol	K9F56XXQ0B(1.8V)			К9	Unit		
Farameter	Symbol	Min	Тур.	Max	Min	Тур.	Max	Unit
Supply Voltage	Vcc	1.70	1.8	1.95 (2.7	3.3	3.6	V
Supply Voltage	Vccq	1.70	1.8	1.95	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	0	0	0	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions otherwise noted.)

	Parameter		Test Conditions	K9F56X	XQ0B(1.8V)	K9F	Unit		
Parameter		Symbol Test Conditions		Min	Тур	Max	Min	Тур	Max	
Operat- Sequential Read		lcc1	tRC=50ris, CE=VIL IouT=0mA	-	8	15	-	10	20	
Current	Program	Icc2		-	8	15	-	10	20	mA
	Erase	Icc3		-	8	15	-	10	20	
Stand-by	Current(TTL)	ISB1	CE=VIH, WP=0V/Vcc	-	-	1	-	-	1	
Stand-by	Current(CMOS)	Isb2	CE=Vcc-0.2, WP=0V/Vcc	-	10	50	-	10	50	
Input Lea	kage Current	Ŕ	VIN=0 to Vcc(max)	-	-	±10	-	-	±10	μA
Output Le	Output Leakage Current		Vour=0 to Vcc(max)	-	-	±10	-	-	±10	
		A	1/O pins	Vccq-0.4	-	Vccq +0.3	2.0	-	Vccq+0.3	
Input Higi	Input High Voltage		Except I/O pins	Vcc-0.4	-	Vcc +0.3	2.0	-	Vcc+0.3	
Input Low	Voltage, All inputs	Vĩ∟	-	-0.3	-	0.4	-0.3	-	0.8	V
Output High Voltage Level		√ ∨он	К9F56XXQ0B :Іон=-100µA К9F56XXU0B :Іон=-400µA	Vccq-0.1	-	-	2.4	-	-	
Output Low Voltage Level VoL		K9F56XXQ0B :loL=100uA K9F56XXU0B :loL=2.1mA	-	-	0.1	-	-	0.4		
Output Lo	ow Current(R/B)	lo∟(R/B)	K9F56XXQ0B :VoL=0.1V K9F56XXU0B :VoL=0.4V	3	4	-	8	10	-	mA



VALID BLOCK

Parameter	Symbol	Min	Тур.	Max	Unit
Valid Block Number	N∨в	2013	-	2048	Blocks

NOTE :

1. The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for a appropriate management of invalid blocks.

The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.
 Minimum 1004 valid blocks are guaranteed for each contiguous 128Mb memory space.

AC TEST CONDITION

(K9F56XXX0B-XCB0 :TA=0 to 70°C, K9F56XXX0B-XIB0 :TA=-40 to 85°C

K9F56XXQ0B: Vcc=1.70V~1.95V, K9F56XXU0B: Vcc=2.7V~3.6V unless otherwise noted)

Parameter	K9F56XXQ0B	K9F56XXU0B		
Input Pulse Levels	0V to Vccq	((0.4V to 2.4V		
Input Rise and Fall Times	5ns	5ns		
Input and Output Timing Levels	Vccq/2	1.5V		
K9F56XXQ0B:Output Load (Vccq:1.8V +/-10%) K9F56XXU0B:Output Load (Vccq:3.0V +/-10%)	1 TTL GATE and CL=30pF	1 TTL GATE and CL=50pF		
K9F56XXU0B:Output Load (Vccq:3.3V +/-10%)	-	1 TTL GATE and CL=100pF		

CAPACITANCE(Ta=25°C, Vcc=1.8V/3.3V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit						
Input/Output Capacitance	Ci/O	VIL=0V	\frown	10	pF						
Input Capacitance	CIN	VIN=0V	()-r	10	pF						
NOTE : Capacitance is periodically sam	NOTE : Capacitance is periodically sampled and not 100% tested.										
MODE SELECTION											

MODE SELECTION

CLE	ALE	CE	WE	RE	GND	WP	Mode				
Н	L	L		Н	Х	X	Read Mode	Command Input			
L	Н	L		Н	Х	(x <	Itead Mode	Address Input(3clock)			
н	L	L		н	X	H	Write Mode	Command Input			
L	Н	L		Н	X	H	while wode	Address Input(3clock)			
L	L	L		н _	/	н	Data Input				
L	L	L	Н		4	X	Data Output				
L	L	L	Н	Н	L	Σ×	During Read(Busy	y) on K9F5608U0B_Y,P or K9F5608U0B_V,F			
х	х	Х	×	Н	L	x	During Read(Busy) on the devices except K9F5608U0B_Y,P and K9F5608U0B_V,F				
Х	Х	Х	×	X	Ĺ	н	During Program(E	Busy)			
Х	Х	Х	X	X	Х	Н	During Erase(Busy)				
Х	X ⁽¹⁾	X	$\langle \star \rangle$	×	Х	L	Write Protect				
Х	Х	н	X	×	0V	0V/Vcc ⁽²⁾	Stand-by				

NOTE : 1. X can be VIL or VIH. 2. WP should be biased to CMOS high or CMOS low for standby.

Program/Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	
Program Time	tPROG	-	200	500	μs	
Number of Partial Program Cycles	Main Array	Nop	-	-	2	cycles
in the Same Page	Spare Array	мор	-	-	3	cycles
Block Erase Time	tBERS	-	2	3	ms	



AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tCLS	0	-	ns
CLE Hold Time	t CLH	10	-	QS
CE Setup Time	tcs	0		ns
CE Hold Time	tсн	10	- <	l (ns
WE Pulse Width	twp	25 ⁽¹⁾		ns
ALE Setup Time	tals	0	- ((ns
ALE Hold Time	talh	10	- (()) ns
Data Setup Time	tDS	20		ns
Data Hold Time	tdн	10		ns
Write Cycle Time	twc	45		ns
WE High Hold Time	twн	15		ns

NOTE : 1. If tCS is set less than 10ns, tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.

AC Characteristics for Operation

AC Characte	ristics for Operation	\land \langle	\supset		
Parameter		Symbol	Min	Max	Unit
Data Transfer from	n Cell to Register	tR	-	10	μs
ALE to RE Delay		tar	10	-	ns
CLE to RE Delay			10	-	ns
Ready to RE Low) trr	20	-	ns
RE Pulse Width		tRP	25	-	ns
WE High to Busy		twв	-	100	ns
Read Cycle Time		tRC	50	-	ns
CE Access Time		t CEA	-	45	ns
RE Access Time		trea	-	30	ns
RE High to Output Hi-Z		tRHZ	-	30	ns
CE High to Output Hi-Z		tснz	-	20	ns
RE or CE High to Output hold		toн	15	-	
RE High Hold Time		t REH	15	-	ns
Output Hi-Z to RE Low		tır	0	-	ns
WE High to RE Low		twhr	60	-	ns
Device Resetting Time(Read/Program(Erase)		trst	-	5/10/500(1)	μs
K9F5608U0B- Y,P,V,F only	Last RE High to Busy(at sequential read)	tRB	-	100	ns
	CE High to Ready(in case of interception by CE at read)	tCRY	-	50 +tr(R/B)(3)	ns
	CE High Hold Time at the last serial read) ⁽²⁾	t CEH	100	-	ns

NOTE : 1. If reset command(FFh) is written at <u>Ready</u> state, the device goes into Busy for maximum 5us.
2. To break the sequential read cycle, CE must be held high for longer time than tCEH.
3. The time to Ready depends on the value of the pull-up resistor tied R/B pin.



FLASH MEMORY


NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is so called as the invalid block information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block(s) information is written prior to shipping. The invalid block(s) status is defined by the 6th byte(X8 device) or 1st word(X16 device) in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFh(X8 device) or non-FFFFh(X16 device) data at the column address of 517(X8 device) or 256 and 261(X16 device). Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the original invalid block information is prohibited.





FLASH MEMORY

NAND Flash Technical Notes (Continued)


Error in write or read operation

Within its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence	
	Erase Failure	Status Read after Erase> Block Replacement	
Write	Program Failure	Status Read after Program> Block Replacement Read back (Verify after Program)> Block Replacement or ECC Correction	
Read	Single Bit Failure	Verify ECC -> ECC Correction	



: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection






FLASH MEMORY

Read Flow Chart

NAND Flash Technical Notes (Continued)





Then, copy the data in the 1st \sim (n-1)th page to the same location of the Block 'B'.

* Step4

Do not further erase Block 'A' by creating an 'invalid Block' table or other appropriate scheme.



K9F5608Q0B K9F5608U0B K9F5616Q0B K9F5616U0B

FLASH MEMORY

Pointer Operation of K9F5608X0B(X8)

Samsung NAND Flash has three address pointer commands as a substitute for the two most significant column addresses. '00h' command sets the pointer to 'A' area(0~255byte), '01h' command sets the pointer to 'B' area(256~511byte), and '50h' command sets the pointer to 'C' area(512~527byte). With these commands, the starting column address can be set to any of a whole page(0~527byte). '00h' or '50h' is sustained until another address pointer command is inputted. '01h' command, however, is effective only for one operation. After any operation of Read, Program, Erase, Reset, Power_Up is executed once with '01h' command, the address pointer returns to 'A' area by itself. To program data starting from 'A' or 'C' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary. To program data starting from 'B' area, '01h' command must be inputted right before '80h' command is written.

Table 2. Destination of the pointer

Command	Pointer position	Area
00h	0 ~ 255 byte	1st half array(A)
01h 50h	256 ~ 511 byte 512 ~ 527 byte	2nd half array(B) spare array(C)





Figure 4. Block Diagram of Pointer Operation

(1) Command input sequence for programming 'A' area



Only 'C' area can be programmed.




K9F5608Q0B K9F5608U0B K9F5616Q0B K9F5616U0B

FLASH MEMORY

Pointer Operation of K9F5616X0B(X16)

Samsung NAND Flash has two address pointer commands as a substitute for the most significant column address. '00h' command sets the pointer to 'A' area(0~255word), and '50h' command sets the pointer to 'B' area(256~263word). With these commands, the starting column address can be set to any of a whole page(0~263word). '00h' or '50h' is sustained until another address pointer command is inputted. To program data starting from 'A' or 'B' area, '00h' or '50h' command must be inputted before '80h' command is written. A complete read operation prior to '80h' command is not necessary.

Table 3. Destination of the pointer






FLASH MEMORY


System Interface Using CE don't-care.

For an easier system interface, \overline{CE} may be inactive during the data-loading or sequential data-reading as shown below. The internal 528byte(x8 device), 264word(x16 device) page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating \overline{CE} during the data-loading and reading would provide significant savings in power consumption.






FLASH MEMORY



SAMSUNG ELECTRONICS


FLASH MEMORY

Input Data Latch Cycle






Status Read Cycle





K9F5608Q0B K9F5608U0B K9F5616Q0B K9F5616U0B


FLASH MEMORY



SAMSUNG **ELECTRONICS**


SEQUENTIAL ROW READ OPERATION

(only for K9F5608U0B-Y,P and K9F5608U0B-V,F, Valid with in a block)






COPY-BACK PROGRAM OPERATION





MANUFACTURE & DEVICE ID READ OPERATION





FLASH MEMORY

DEVICE OPERATION

PAGE READ


Upon initial device power up, the device defaults to Read1 mode. This operation is also initiated by writing 00h to the command register along with three address cycles. Once the command is latched, it does not need to be written for the following page read operation. Two types of operations are available : random read, serial page read.

The random read mode is enabled when the page address is changed. The 528 bytes(X8 device) or 264 words(X16 device) of data within the selected page are transferred to the data registers in less than $10\mu_S(tR)$. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in <u>a page</u> is loaded into the registers, they may be read out in 50ns cycle time by sequentially pulsing RE. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address[column 511/ 527(X8 device) 255 /263(X16 device) depending on the state of GND input pin].

The way the Read1 and Read2 commands work is like a pointer set to either the main area or the spare area. The spare area of 512 ~527 bytes(X8 device) or 256~263 words(X16 device) may be selectively accessed by writing the Read2 command with GND input pin low. Addresses Ao-A3(X8 device) or Ao-A2(X16 device) set the starting address of the spare area while addresses A4~A7 are ignored in X8 device case or A3-A7 must be "L" in X16 device case. The Read1 command is needed to move the pointer back to the main area. Figures 8, 9 show typical sequence and timings for each read operation.

Sequential Row Read is available only for K9F5608U0B_Y,P and K9F5608U0B_V,F :

After the data of last column address is clocked out, the next page is automatically selected for sequential row read. Waiting $10\mu s$ again allows reading the selected page. The sequential row read operation is terminated by bringing \overline{CE} high. Unless the operation is aborted, the page address is automatically incremented for sequential row read as in Read1 operation and spare sixteen bytes of each page may be sequentially read. The Sequential Read 1 and 2 operation is allowed only within a block and after the last page of a block is readout, the sequential read operation must be terminated by bringing \overline{CE} high. When the page address moves onto the next block, read command and address must be given. Figures 8-1, 9-1 show typical sequence and timings for sequential row read operation.




NOTE : 1) After data access on 2nd half array by 01h command, the start pointer is automatically moved to 1st half array (00h) at next cycle. 01h command is only available on X8 device(K9F5608X0B).



FLASH MEMORY








FLASH MEMORY

Figure 9-1. Sequential Row Read2 Operation (GND Input=Fixed Low)

(only for K9F5608U0B-Y,P and K9F5608U0B-V,F Valid with in a block)





K9F5608Q0B K9F5608U0B K9F5616Q0B K9F5616U0B


FLASH MEMORY

PAGE PROGRAM

The device is programmed basically on a page basis, but it does allow multiple partial page programing of a byte/word or consecutive bytes/words up to 528(X8 device) or 264(X16 device), in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation should not exceed 2 for main array and 3 for spare array. The addressing may be done in any random order in a block. A page program cycle consists of a serial data loading period in which up to 528 bytes(X8 device) or 264 words(X16 device) of data may be loaded into the page register, followed by a non{voratile programming period where the loaded data is programmed into the appropriate cell. About the pointer operation, please refer to the attached technical notes

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the three address cycles input and then serial data loading. The words other than those to be programmed do not need to be loaded. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered, with RE and CE low, to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(1/O 0) may/be checked(Figure 10). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The compland register remains in Read Status command mode until another valid command is written to the command register.

Figure 10. Program Operation




COPY-BACK PROGRAM

The copy-back program is configured to quickly and efficiently rewrite data stored in one page within the array to another page within the same array without utilizing an external memory. Since the time consuming sequently-reading and its re-loading cycles are removed, the system performance is improved. The ber efft is especially obvious when a portion of a block is updated and the rest of the block also need to be copied to the newly assigned free block. The operation for performing a copy-back is a sequential execution of page-read without burst-reading cycle and copying-program-with the address of destination page. A normal read operation with "00h" command with the address of the source page moves the whole 528bytes/264words(X8 device:528bytes, X16

device:264words) data into the internal buffer, As seen as the Flash returns to Ready state, copy-back programming command "8Ah" may be given with three address cycles of target page followed. The data stored in the internal buffer is then programmed directly into the memory cells of the destination page. Once the Copy-Back Program is finished, any additional partial page programming into the copied pages is prohibited before erase. Since the memory array is internally partitioned into two different planes, copy-back program is allowed only within the same memory plane. Thus, A14, the plane address, of source and destination page address must be the same. "When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But if the soure page has a bit error for charge loss, accumulated copy-back operations could also accumulate bit errors. For this reason, two bit ECC is recommended for copy-back operation."

Figure 11. Copy-Back Program Operation






FLASH MEMORY

BLOCK ERASE

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A14 to A24 is valid while A9 to A13 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of \overline{WE} after the erase confirm command input, the internal write controller handles erase and erase verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 12 details the sequence.

Figure 12. Block Erase Operation



READ STATUS

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of CE or RE, which ever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE does not need to be toggled for updated status. Refer to table 4 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, a read command(00h or 50h) should be given before sequential page read cycle.

Table4. Read Status Register Definition


I/O #	Status	Definition
I/O 0	Program (Exase)	"0" : Successful Program / Erase
1/0 0		"1" : Error in Program / Erase
I/O 1		"0"
I/O 2		"0"
I/O 3	Reserved for Future Use	"0"
I/O 4		"0"
I/O 5		"0"
I/O 6		"0" : Busy "1" : Ready
I/O 7	Write Protect	"0" : Protected "1" : Not Protected
I/O 8~15	Not use	Don't care



K9F5608Q0B K9F5608U0B K9F5616Q0B K9F5616U0B

READ ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Two read cycles sequentially output the manufacture code(ECh), and the device code respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 13 shows the operation sequence.




The device offers a reset feature, executed by writing FEN to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when WP is high. Refer to table 5 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST after the Reset command is written./Refer to Figure 14 below.

Figure 14. RESET Operation	n				
R/B	trst				
I/Ox FFh					
Table5. Device Status					
	After Power-up	After Reset			
Operation Mode	Read 1	Waiting for next command			



READY/BUSY

The device has a R/B output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/B pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/B outputs to be Or-tied. Because pull-up resistor value is related to tr(R/B) and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(Fig 15). Its value can be determined by the following guidance.



Rp(max) is determined by maximum permissible limit of tr



FLASH MEMORY

Data Protection & Power up sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 1.1V(1.8V device), 2V(3.3V device). WP pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down and recovery time of minimum 10µs is required before internal circuit gets ready for any command sequences as shown in Figure 16. The two step command sequence for program/erase provides additional software protection.

