

Description

The HSDL-3202 is a new generation of low-cost Infrared (IR) transceiver modules from Agilent Technologies. It features one of the smallest footprints in the industry at 2.5 H x 8.0 W x 3.0 D mm. Although the supply voltage can range from 2.7 V to 3.6 V, the LED drive current is internally compensated to a constant 32 mA to guarantee link dis-

tance of IrDA Data 1.3 (low power) physical layer specification.

The HSDL-3202 meets the link distance of 20 cm to other IrDA 1.3 low power devices, and 30 cm to standard one meter IrDA 1.3 devices. It is designed to interface to input/output logic circuits as low as 1.8 V.

IrDA 1.3 STANDARD OR **CELL PHONES** OW POWER PAGERS PDAs CAMERAS IrDA 1.3 LOW POWER CELL PHONES **PAGERS** PRINTERS ≤ 20 CM TO LOW POWER DEVICES PDAs 30 CM TO STANDARD DEVICES CAMERAS

Features


- Ultra small surface mount package
- Minimal height: 2.5 mm
- V_{CC} from 2.7 to 3.6 volts
- Interface to input/output logic circuits as low as 1.8 V
- LED supply voltage can range from 2.7 to 6 volts
- Low Icc shutdown current
 - 10 nA typical
- · Complete shutdown
 - TxD, RxD, PIN diode
- Three optional external components
- Temperature performance guaranteed, -25°C to 85°C
- 32 mA LED drive current
- Integrated EMI shield
- IEC825-1 class 1 eye safe
- Edge detection input
 - prevents the LED from long turn on time

Applications


- Mobile telecom
 - cellular phones
 - pagers
 - smart phones
- Data communication
 - PDAs
 - portable printers
- Digital imaging
 - digital cameras
 - photo-imaging printers
- Electronic wallet



Application Circuit



Pinout, Rear View



I/O Pins Configuration Table

Pin	Symbol	Description	Notes
1	GND	Ground	Connect to system ground
2	IOV _{CC}	Input/Output ASIC V _{CC}	Connect to ASIC logic controller V _{CC} voltage
3	V_{CC}	Supply Voltage	Regulated, 2.7 to 3.6 volts
4	AGND	Analog Ground	Connect to a "quiet" ground
5	SD	Shut Down Active High	This pin must be driven either high or low. Do NOT float the pin.
6	RXD	Receiver Data Output Active Low	Output is a low pulse for 1.6 µs when a light pulse is seen
7	TXD	Transmitter Data Input Active High	Logic High turns on the LED. If held high longer than \sim 20 μ s, the LED is turned off. TXD must be driven high or low. Do NOT float the pin.
8	VLED	LED Supply Voltage	May be unregulated, 2.7 to 6 volts.
_	SHIELD	EMI Shield	Connect to system ground via a low inductance trace. For best performance, do not connect to GND or AGND directly at the part.

Recommended Application Circuit Components

Component	Recommended Value	Note
C1	1.0 μF, \pm 20%, Tantalum	1
C2	1.0 μ F, \pm 20%, Tantalum	1
C3	1.0 μF, \pm 20%, Tantalum	1

Absolute Maximum Ratings

For implementations where case-to-ambient thermal resistance is $\leq 50^{\circ}$ C/W.

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	T _S	-40	100	°C
Operating Temperature	T_A	-25	85	°C
LED Supply Voltage	V_{VLED}	0	7	V
Supply Voltage	V_{CC}	0	7	V
Input/Output Voltage	IOV _{CC}	0	7	V
Input Voltage: TXD, SD	VI	0	IOV _{CC} + 0.5	V
Output Voltage: RXD	V_0	-0.5	$IOV_{CC} + 0.5$	V
Solder Reflow Temperature Profile		See p	age 12	

Transceiver I/O Truth Table

The outputs (LED and RXD) are controlled by the combination of the TXD and SD (shutdown) pins and light falling on the receiver. As shown in the table below, the transmitter is non-inverting; the LED is on when the TXD pin is high and off when TXD is low.

The receiver is inverting; the RXD pin is low during IrDA signal pulses and high when the receiver does not see any light. When shutdown (SD pin high), the LED is off (the state of the TXD pin does not matter), and the RXD pin is pulled high with a weak internal pullup.

SD	TXD	LED	Receiver	RXD	Notes
Low	High	0n	Don't care	Not valid	2
	Low	Off	IrDA signal	Low	3, 4
			No signal	High	
High	Don't care	Off	Don't care	High	5

Shutdown Mode Notes

When the HSDL-3202 is in Shutdown Mode (SD pin high), the part presents different impedances to the rest of the circuit than when it is in normal mode.

RXD Pin: This pin is NOT Tristate. During shutdown the equivalent circuit is a weak pullup ($\sim 300~\text{k}\Omega$) to V_{CC}. The ESD protection diodes to V_{CC} and Ground are also present.

TXD Pin: Input protection diodes are present.

VLED Pin: Typical leakage current of 1.5 nA.


SD Pin: Will draw approximately 10 nA when driven high.

Caution: The BiCMOS inherent to this design of this component increases the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.


Recommended Operating Conditions

Parameter		Symbol	Min.	Max.	Units	Conditions	Notes
Operating Tempo	erature	TA	-25	85	°C		
Supply Voltage	V _{CC}	2.7	3.6	V			
Input/Output Voltage		IOV _{CC}	1.8	V _{CC}	V	IOV _{CC} operational at 1.5 V at reduced spec	
LED Supply Volta	age	V _{LED}	2.7	6	V		
TXD, SD Input Voltage	Logic High Logic Low	V _{IH} V _{IL}	2/3 IOV _{CC}	10V _{CC} 1/3 10V _{CC}	V V	$IOV_{CC} \ge 1.8 \text{ V} IOV_{CC} \ge 1.8 \text{ V}$	
Receiver Input Irradiance	Logic High Logic Low	EI _H EI _L	0.0081	500 0.4	mW/cm² μW/cm²	For in-band signals For in-band signals	7 7
Receiver Data Rate			2.4	115.2	Kb/s		
Ambient Light			S	See Test Met	hods on page 1	15 for details	


RXD Output Waveform




Receiver Wakeup Time Definition




LED Optical Waveform



Transmitter Wakeup Time Definition



TXD "Stuck ON" Protection



Electrical & Optical Specifications

Specifications hold over the recommended operating conditions unless otherwise noted. Unspecified test conditions may be anywhere in their operating range. All typical values are at 25°C and 3.0 V unless otherwise noted.


Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions	Note
Receiver								
Viewing Angle		2 θ _{1/2}	30	_	_	0		
Peak Sensitivity W	avelength	λр	_	880	_	nm		
RXD Output Voltage	Logic High	V _{OH}	10V _{CC} - 0.2	-	IOV _{CC}	V	$I_{OH} = -200 \mu\text{A}, \text{EI} \leq 0.3 $	
	Logic Low	V_{0L}	0	-	0.3	V	$I_{0L} = 200 \mu A$	7
RXD Pulse Width		t _{PW}	_	2.5	3.5	μs		7
RXD Rise Times		t _R	_	20	70	ns	t_{PW} (EI) = 1.6 μ s, C_L = 9.0 pF Max. value @ IOV $_{CC}$ = 1.8 V	
RXD Fall Times		t _F	-	25	50	ns	t_{PW} (EI) = 1.6 μ s, C_L = 9.0 pF	
Receiver Latency T	ime	tL	_	20	50	μs		8
Receiver Wake Up	Time	t _{RW}	-	20	100	μs		9
 Transmitter								
Radiant Intensity		IE _H	4	8	28.8	mW/Sr	$T_A = 25^{\circ}C, \ \theta_{1/2} \le 15^{\circ}, \ TXD \ge 2/3 \ IOV_{CC}$	
Viewing Angle		2 θ _{1/2}	30	_	60	0		
Peak Wavelength		λ_{p}	_	875	_	nm		
Spectral Line Half	Width	$\Delta\lambda_{1/2}$	_	35	_	nm		
Optical Pulse Widtl	h	topw		2.0 20	2.23 30	μs μs	t _{PW} (TXD) = 1.6 μs TXD pin stuck high	
Optical Rise and Fa	ıll Times	toR	_	_	600	ns	t _{PW} (TXD) = 1.6 μs	
Optical Rise and Fa	ıll Times	tof	_	_	600	ns	t _{PW} (TXD) = 1.6 μs	
TXD Logic Levels	High Low	V _{IH} V _{IL}	2/3 IOV _{CC}	_ _	10V _{CC} 1/3 10V _{CC}	V V	$IOV_{CC} \ge 1.8 \text{ V}$ $IOV_{CC} \ge 1.8 \text{ V}$	
TXD Input Current	High Low	I _H IL	- -1	0.01 -0.01	1 –	μ Α μ Α	$V_{I} \ge 2/3 \text{ IOV}_{CC}$ $0 \le VI \le 1/3 \text{ IOV}_{CC}$	
LED Current	On	I _{VLED}	_	32	38	mA	$V_{VLED} = V_{CC} = 3.6 \text{ V}, V_{I}(TXD)$ $\geq 2/3 \text{ IOV}_{CC}$	
	Off	I _{VLED}	_	0.0015	1	μΑ	$V_{VLED} = V_{CC} = 3.6 \text{ V}, V_{I}(TXD)$ $\leq 1/3 \text{ IOV}_{CC}$	
	Shutdown	I _{VLED}		0.0015	1	μΑ	$V_{I}(SD) \ge 2/3 IOV_{CC}$	
Transmitter Wake	Up Time	t _{TW}		12	100	μs		10

Parameter		Symbol	Min.	Тур.	Max.	Units	Conditions	Note
Transceiver								
SD Logic Levels	High Low	V _{IH} V _{IL}	2/3 IOV _{CC} 0	-	10V _{CC} 1/3 10V _{CC}	V V	$\begin{aligned} & \text{IOV}_{\text{CC}} \geq 1.8 \text{ V} \\ & \text{IOV}_{\text{CC}} \geq 1.8 \text{ V} \end{aligned}$	
SD Input Current	High Low	I _H I _L	- -300	10 -10	200 -	nA nA	$V_1 \ge 2/3~IOV_{CC}$. Max value at 25°C $0 \le V_1 \le 1/3~IOV_{CC}$. Max value at 25°C	
Supply	Shutdown	I _{CC1}	_	10	200	nA	$V_{CC} = 3.6 \text{ V}, V_{SD} = 10 V_{CC}$	
Current	Idle	I _{CC2}	_	100	250	μА	$V_{CC} = 3.6 \text{ V}, V_{I}(TXD) \le 1/3 \text{ IOV}_{CC}, \text{ EI=0}$	
	Peak Active Receive	I _{CC3}	-	2.0	10.0	mA	$V_{CC} = 3.6 \text{ V, } V_{I}(TXD) \le 1/3 \text{ IOV}_{CC}$	11, 12
	Peak Active Transmit	I _{CC4}	-	5.0	9.0	mA	$V_{CC} = 3.6 \text{ V}, V_I(TXD) \le 2/3 \text{ IOV}_{CC}$	11
IOV _{CC} Current I _{IOV_{CC}}		I _{IOVcc}	_	30	200	nA		

Notes:

- 1. C1,C2, and C3 must be placed within 0.7 cm of the HSDL-3202 to obtain optimum noise immunity. If V_{LED} and V_{CC} are tied together, then the application may use one less capacitor.
- 2. If TXD is stuck in the high state, the LED will turn off after about 20 μ s.
- 3. In-Band IrDA signals and data rates \leq 115.2 Kb/s.
- 4. RXD Logic Low is a pulsed response. The condition is maintained for a duration that is dependent upon the data pattern.
- 5. RXD Logic High during shutdown is a weak pullup resistor (300 $k\Omega).$
- 6. An in-band optical signal is a pulse/sequence where the peak wavelength, λ_p , is defined as 850 nm $\leq \lambda_p \leq$ 900 nm, and the pulse characteristics are compliant with the IrDA Serial Infrared Physical Layer Link Specification.
- 7. For in-band signals [115.2 Kb/s where 8.1 μ W/cm² \leq EI \leq 500 mW/cm²].
- 8. Latency is defined as the time from the last TXD light output pulse until the receiver has recovered full sensitivity.
- 9. Receiver wake up time is measured from the SD pin high-to-low transition or V_{CC} power on to valid RXD output.
- 10. Transmitter wake up time is measured from the SD pin high-to-low transition or V_{CC} power on to valid light output in response to a TXD pulse.
- 11. Typical values are at $EI = 10 \text{ mW/cm}^2$.
- 12. Maximum value is at EI = 500 mW/cm².

Package Dimensions



Moisture Proof Packaging

The HDSL-3202 is shipped in moisture proof packaging. Once opened, moisture absorption begins.

Recommended Storage Conditions

Storage Temperature	10°C to 30°C
Relative Humidity	below 60% RH

Time from Unsealing to Soldering

After removal from the bag, the parts should be soldered within two days if stored at the recommended storage conditions. If times longer than two days are needed, the parts must be stored in a dry box.


Baking

If the parts are not stored in dry conditions, they must be baked before reflow to prevent damage to the parts.


Package	Temp.	Time
In reels	60°C	≥48 hours
In bulk	100°C	≥4 hours
	125°C	≥2 hours
	150°C	≥1 hour

Baking should only be done once.

Solder Pad, Mask and Metal Stencil



Recommended Land Pattern



Recommended Metal Solder Stencil Aperture

It is recommended that only a 0.152 mm (0.006 inch) or a 0.127 mm (0.005 inch) thick stencil be used for solder paste printing. This is to ensure adequate printed solder paste volume and no shorting. See the table below the drawing for combinations of metal stencil aperture and metal stencil thickness that should be used.

Aperture opening for shield pad is $2.7~\mathrm{mm}~\mathrm{x}~1.25~\mathrm{mm}$ as per land pattern.


Adjacent Land Keepout and Solder Mask Areas

Adjacent land keepout is the maximum space occupied by the unit relative to the land pattern. There should be no other SMD components within this area.


0.2 mm is the minimum solder resist strip width required to avoid solder bridging adjacent pads.

It is recommended that two fiducial crosses be placed at midlength of the pads for unit alignment.

Note: Wet/Liquid Photo-Imageable solder resist/mask is recommended.



Stencil Thickness, t (mm)	Aperture S	Size (mm)	
	Length, Í	Width, w	
0.152 mm	$2.60\ \pm\ 0.05$	$0.55\ \pm\ 0.05$	
0.127 mm	3.00 ± 0.05	0.55 ± 0.05	




PCB Layout Suggestion


The following PCB layout shows a recommended layout that should result in good electrical and EMI performance. Things to note:

- 1. The ground plane should be continuous under the part, but should not extend under the shield trace.
- 2. The shield trace is a wide, lowinductance trace back to the system ground.
- 3. The AGND pin is connected to the ground plane and not to the shield tab.
- 4. C1, C2, and C3 are optional supply filter capacitors; it may be left out if the supply is clean.
- 5. V_{LED} can be connected to either unfiltered or unregulated power. If C1 is used, and if V_{LED} is also connected to V_{CC} , the connection should be before the C1 cap.

Component Side




Circuit Side



Pick and Place Misalignment Tolerance and Self-Alignment after Solder Reflow

If the printed solder paste volume is adequate, the HSDL-3202 will self-align after solder reflow. Units should be properly reflowed in IR/hot air convection oven using the recommended reflow profile. The direction of board travel does not matter.

Direction Definition



Allowable Misalignment

Direction	Tolerance
X	≤ 0.2 mm
Υ	See text
θ	$\leq \pm 3$ degrees

Tolerance for X-axis Alignment of Castellation

Misalignment of castellation to the land pad should not exceed 0.2 mm or about one-half the width of the castellation during placement of the unit. The castellations will self-align to the pads during solder reflow.

Tolerance for Rotational (θ) Misalignment


Mounted units should not be rotated more than $\pm\,3$ degrees with reference to center X-Y as shown in the direction definition. Units that are rotated more than $\pm\,3$ degrees will not self-align after solder reflow. Units with less than a $\pm\,3$ degree misalignment will self-align after solder reflow.

Y-axis Misalignment of Castellation


In the Y direction, the HSDL-3202 does not self-align after solder reflow. Agilent recommends that the part be placed in line with the fiducial mark (midlength of land pad). This will enable sufficient land length (minimum of 1/2 land length) to form a good joint. See the drawing below.

Recommended Solder Paste/Cream Volume for Castellation Joints

Based on calculation and experiment, the printed solder paste volume required per castellation pad is 0.22 cubic mm (based on either no-clean or aqueous solder cream types with typically 60% to 65% solid content by volume). Using the recommended stencil will result in this volume of solder paste.



Reflow Profile



Process Zone	Symbol	ΔΤ	$\textbf{Maximum} \ \Delta \textbf{T} / \! \Delta \textbf{time}$
Heat Up	P1, R1	25°C to 125°C	4°C/s
Solder Paste Dry	P2, R2	125°C to 170°C	0.5° C/s
Solder Reflow	P3, R3	170°C to 230°C (245°C max.)	4°C/s
	P3, R4	230°C to 170°C	–4°C/s
Cool Down	P4, R5	170°C to 25°C	_3°C/s

The reflow profile is a straight line representation of a nominal temperature profile for a convective reflow solder process. The temperature profile is divided into four process zones, each with different $\Delta T/\Delta t$ ime temperature change rates. The $\Delta T/\Delta t$ ime rates are detailed in the above table. The temperatures are measured at the component to printed-circuit board connections.

In **process zone P1**, the PC board and HSDL-3202 castellation I/O pins are heated to a temperature of 125°C to activate the flux in the solder paste. The temperature ramp-up rate, R1, is limited to 4°C per second to allow for even heating of both the PC board and HSDL-3202 castellation I/O pins.

Process zone P2 should be of sufficient time duration (> 60 seconds) to dry the solder paste. The temperature is raised to a level just below the liquidus point of the solder, usually 170° C (338°F).


Process zone P3 is the solder reflow zone. In zone P3, the temperature is quickly raised above the liquidus point of solder to 230°C (446°F) for optimum results. The dwell time above the liquidus point of solder should be between 15 and 90 seconds. It usually takes about 15 seconds to assure proper coalescing of the solder balls into liquid solder and the formation of good solder connections. Beyond a dwell time of 90 seconds, the intermetallic growth within the solder connections becomes excessive, resulting in the formation of weak and unreliable connections. The temperature is then rapidly reduced to a point below the solidus temperature of the solder, usually 170°C (338°F), to allow the solder within the connections to freeze solid.

Process zone P4 is the cool down after solder freeze. The cool down rate, R5, from the liquidus point of the solder to 25°C (77°F) should not exceed –3°C per second maximum. This limitation is necessary to allow the PC board and HSDL-3202 castellation I/O pins to change dimensions evenly, putting minimal stresses on the HSDL-3202 transceiver.

Window Design

To ensure IrDA compliance, some constraints on the height and width of the window exist. The minimum dimensions ensure that the IrDA cone angles are met without vignetting. The maximum dimensions minimize the effects of stray light. The minimum size corresponds to a cone angle of 30 degrees, the maximum to a cone angle of 60 degrees.

The drawing below shows the module positioned in front of a window.



X is the width of the window, Y is the height of the window, and Z is the distance from the HSDL-3202 to the back of the window. The distance from the center of the LED lens to the center of the photodiode lens is 5.1 mm. The equations for the size of the window are as follows:

$$X = 5.1 + 2(Z + D) \tan \theta$$

 $Y = 2(Z + D) \tan \theta$


Where θ is the required half angle for viewing. For the IrDA minimum, it is 15 degrees; for the IrDA maximum, it is 30 degrees. (D is the depth of the LED image inside the part, 3.17 mm). These equations result in the following tables and graphs:

Minimum and Maximum Window Sizes


Dimensions are in mm.

Y min.	X min.	Y max.	X max.
1.70	6.80	3.66	8.76
2.23	7.33	4.82	9.92
2.77	7.87	5.97	11.07
3.31	8.41	7.12	12.22
3.84	8.94	8.28	13.38
4.38	9.48	9.43	14.53
4.91	10.01	10.59	15.69
5.45	10.55	11.74	16.84
5.99	11.09	12.90	18.00
6.52	11.62	14.05	19.15
7.06	12.16	15.21	20.31
	1.70 2.23 2.77 3.31 3.84 4.38 4.91 5.45 5.99 6.52	1.70 6.80 2.23 7.33 2.77 7.87 3.31 8.41 3.84 8.94 4.38 9.48 4.91 10.01 5.45 10.55 5.99 11.09 6.52 11.62	1.70 6.80 3.66 2.23 7.33 4.82 2.77 7.87 5.97 3.31 8.41 7.12 3.84 8.94 8.28 4.38 9.48 9.43 4.91 10.01 10.59 5.45 10.55 11.74 5.99 11.09 12.90 6.52 11.62 14.05

Window Height Y vs. Module Depth Z



Window Width X vs. Module Depth Z




Shape of the Window

From an optics standpoint, the window should be flat. This ensures that the window will not alter either the radiation pattern of the LED, or the receive pattern of the photodiode.

If the window must be curved for mechanical design reasons, place a curve on the back side of the window that has the same radius as the front side. While this will not completely eliminate the lens effect of the front curved surface, it will reduce the effects. The amount of change in the radiation pattern is dependent upon the material chosen for the window, the radius of the front and back curves, and the distance from the back surface to the transceiver. Once these items are known, a lens design can be made which will eliminate the effect of the front surface curve.


The following drawings show the effects of a curved window on the radiation pattern. In all cases, the center thickness of the window is 1.5 mm, the window is made of polycarbonate plastic, and the distance from the transceiver to the back surface of the window is 3 mm.

Flat Window




Curved Front, Flat Back

(This option is not recommended and should not be used.)



Curved Front and Back

(This option can be used if necessary for application purpose. A large radius of curvature is recommended and both front and back should have the same radius.)



Test Methods

Background Light and Electromagnetic Field

There are four ambient interference conditions in which the receiver is to operate correctly. The conditions are to be applied separately:

- 1. Electromagnetic Field: 3 V/m maximum (please refer to IEC 801-3, severity level 3 for details).
- 2. Sunlight:

10 kilolux maximum at the optical port. This is simulated with an IR source having a peak wavelength within the range of 850 nm to 900 nm and a spectral width of less than 50 nm biased to provide 490 μ W/cm² (with no modulation) at the optical port. The light source faces the optical port.

This simulates sunlight within the IrDA spectral range. The effect of longer wavelength radiation is covered by the incandescent condition.

3. Incandescent Lighting: 1000 lux maximum. This is produced with general service, tungsten-filament, gas-filled, inside frosted lamps in the 60 Watt to 100 Watt range to

- generate 1000 lux over the horizontal surface on which the equipment under test rests. The light sources are above the test area. The source is expected to have a filament temperature in the 2700 to 3050 Kelvin range and a spectral peak in the 850 to 1050 nm range.
- 4. Fluorescent Lighting: 1000 lux maximum. This is simulated with an IR source having a peak wavelength within the range of 850 nm to 900 nm and a spectral width of less than 50 nm biased and modulated to provide an optical square wave signal (0 µW/cm² minimum and 0.3 uW/cm² peak amplitude with 10% to 90% rise and fall times less than or equal to 100 ns) over the horizontal surface on which the equipment under test rests. The light sources are above the test area. The frequency of the optical signal is swept over the frequency range from 20 kHz to 200 kHz.

Due to the variety of fluorescent lamps and the range of IR emissions, this condition is not expected to cover all circumstances. It will provide a common floor for IrDA operation.

