# 8-bit Proprietary Microcontroller

# CMOS

# F<sup>2</sup>MC-8L MB89190/190A Series

# MB89191/193/195/P195/PV190 MB89191A/191AH/193A/193AH/195A/P195A/PV190A

# 


The MB89190/190A series microcontrollers contain various resources such as timers, serial interfaces, A/D converters, external interrupts, and remote-control functions, as well as an F<sup>2</sup>MC\*-8L CPU core for low-voltage and high-speed operations. These single-chip microcontrollers are suitable for small devices such as remote controllers with compact packages.

\*: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.

### FEATURES

- Minimum execution time: 0.95  $\mu$ s at 4.2 MHz (Vcc = 2.7 V)
- F<sup>2</sup>MC-8L family CPU core
- Two timers 8/16-bit timer/counter 20-bit timebase counter
- Serial interface
   8-bit synchronous serial (Selectable transfer direction allows communication with various equipment.)

(Continued)





#### (Continued)

- External interrupts Edge detection (Selectable edge): 3 channels Low-level interrupt (Wake-up function): 8 channels
- A/D converter (MB89190A series only)
   8-bit successive approximation type: 8 channels
- Built-in remote-control transmitting frequency generator
- Low-power consumption modes
   Stop mode (Almost no current consumption occurs because oscillation stops.)
   Sleep mode (The current consumption is reduced about 1/3 of that during normal operation because the CPU stops.)
- Packages SOP-28, SH-DIP-28, and DIP-28

# ■ PRODUCT LINEUP

Part number Item	MB89191 MB89191A MB89191AH	MB89193 MB89193A MB89193AH	MB89195 MB89195A	MB89P195 MB89P195A	MB89PV190 MB89PV190A	
Classification	Γ	Mask ROM product	s	One-time product	For development and evaluation	
ROM size	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	) 16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, to be programmed with general- purpose EPROM programmer)	32 K × 8 bits (external ROM)	
RAM size	128 × 8 bits ∠		256 ×	8 bits		
CPU functions	The number of basic instructions:136Instruction bit length:8 bitsInstruction length:1 to 3 bytesData bit length:1, 8, and 16 bitsMinimum execution time:0.95 µs at 4.2 MHzInterrupt processing time:8.57 µs at 4.2 MHz					
Ports	Output port (N channel open drain):4 (also serves as peripherals for MB89190A series)or 6 (for MB89190 series)I/O port (CMOS):16 (also serves as peripherals) 20 or 22					
Timer counter	2 channels of 8-bit timer counter or one 16-bit event counter (operation clock: 1.9 $\mu$ s, 30.4 $\mu$ s, and 487.6 $\mu$ s at 4.2 MHz, and external clock)					
Serial I/O	8 bits LSB/MSB first selectable Transfer clock (external, 1.9 μs, 7.6 μs, 30.4 μs at 4.2 MHz)					
A/D converter (MB89190A series only)	8 bits x 8 channels A/D conversion mode (conversion time: 41.9 μs at 4.2 MHz) Sense mode (conversion time: 11.9 μs at 4.2 MHz) Capable of continuous activation by an internal timer. Reference voltage input					

(Continued)
-------------

Part number Item	MB89191 MB89191A MB89191AH	MB89193 MB89193A MB89193AH	MB89195 MB89195A	MB89P195 MB89P195A	MB89PV190 MB89PV190A		
External interrupt 1	3 independent channels (selectable edge, interrupt vector, and interrupt source flag) Rising/falling/both edge selectable Used for wake-up from stop/sleep mode. (Edge detection is also permitted in the stop mode.)						
External interrupt 2 (Wake-up function)	8 channels (low-level interrupt only)						
Remote-control transmitting frequency generator	The pulse width and cycle are software-programmable.						
Standby mode		Sleep mode and stop mode					
Process	CMOS						
Operating voltage*	2.2 V to 6.0 V						
EPROM for use	MBM27C256A 20TVM						

\*: Varies with conditions such as operating frequencies (see "Electrical Characteristics.") It differs from the operating voltage of an A/D converter.

# PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89191 MB89191A MB89191AH MB89193 MB89193A MB89193AH MB89195 MB89195A	MB89P195 MB89P195A	MB89PV190 MB89PV190A
DIP-28P-M05	0		×
DIP-28P-M03	0	X	×
FPT-28P-M17	0	~	×
MQP-48C-P01	×	×	<b>*</b>

○ : Available × : Not available

 \* : A socket (manufacturer: Sun Hayato Co., Ltd.) for pin pitch conversion is available. 48QF-28SOP-8L: (MQP-48C-P0)) → for conversion to FPT-28P-M17 Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403
 FAX (81)-3-5396-9106

Note: For more information on each package, see " Package Dimensions."

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback model, verify its difference from the model that will actually be used. Take particular care on the following points:

- On the MB89191/191A, addresses 0140 ${}_{\rm H}$  to 0180 ${}_{\rm H}$  cannot be used for register banks.  $^{<}$
- The stack area, etc., is set in the upper limit of the RAM.

#### 2. Current Consumption

- In the case of MB89PV190/PV190A, added is the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the products with an OTPROM (EPROM) will consume more current than the products with a mask ROM.

However, the same is current consumption in the sleep/stop mode. (For more information, see "Electrical Characteristics.")

#### 3. Mask Options

Functions that can be selected as options and how to designate these options vary with product.

Before using options, check "■ Mask Options."


Take particular care on the following points:


- Pull-up resistor optional cannot be set for P00 to P03, and P40 to P45 on the MB89191A/193A/195A/P195A.
- The power-on reset option is fixed as "enabled" for MB89P195/P195A.
- Options are fixed on the MB89PV190/PV190A.

#### 4. MB89191AH/MB89193AH

MB89191AH/193AH are "L" level heavy output current/drive type of P30 to P32 and P40 to P43 of MB89191A/ 193A. Characteristics other than "L" level output of P30 to P32 and P40 to P43 are the same as MB89191A/193A.

#### ■ PIN ASSIGNMENT





N.C.: Internally connected. Do not use.

A3

N.C.

63

64

O3

Vss

71

72

A10

N.C.

79

80

A14

Vcc

55

56

#### ■ PIN DESCRIPTION

Pin no.		0			
SOP <sup>*1</sup> , DIP <sup>*2</sup> SH-DIP <sup>*3</sup>	MQFP <sup>*4</sup>	Pin name	Circuit type	Function	
7	31	X0	A	Clock oscillation pins	
8	32	X1			
5	29	TEST	В	Test input pin Connect directly to Vss.	
6	30	RST	C	Reset I/O pin This pin consists of an N-ch open-drain output with a pull-up resistor and of hysteresis input. A low level is output from this pin by internal source. The internal circuit is initialized by the input of a low level.	
24 to 27	12 13, 23, 24	P00/INT20/ AN4 to P03/ INT23/AN7	G	General-purpose I/Q ports Also serve as external interrupt input pins. In the MB89190A series, also serve as analog input pins. External interrupt input is of hysteresis input type.	
1 to 4	25 to 28	P04/ <u>INT24</u> to P07/INT27	D	General-purpose I/O ports Also serve as external interrupt input. External interrupt input is of hysteresis input type.	
17	5	P30/SCK		General-purpose I/O port Also serves as clock I/O for the 8-bit serial I/O interface. The serial I/O clock input is of hysteresis input type with a built-in noise filter.	
16	4	P31/SO	E	General-purpose I/O port Also serves as a serial I/O data output pin.	
15	3	P32/SI	D	General-purpose I/O port Also serves as a serial I/O data input pin. The serial I/O data input is of hysteresis input type with a built-in noise filter.	
14	2	P33/EC	D	General-purpose I/O port Also serves as an external clock input pin for the 8- bit timer/counter. External clock input of the 8-bit timer/counter is hysteresis input type with a built-in noise filter.	
13		P34/TO/	D	General-purpose I/O port Also serves as the overflow output and external interrupt input for the 8-bit timer/counter. External interrupt input is of hysteresis input type with a built-in noise filter.	

\*1: FPT-28P-M1X \*2: DIP-28C-M05

\*3: DIP-28P-M03

\*4: MQP-48C-P01

(Continued)

Pin no.			0	
SOP <sup>*1</sup> , DIP <sup>*2</sup> SH-DIP <sup>*3</sup>	MQFP <sup>*4</sup>	Pin name	Circuit type	Function
12	48	P35/INT11	D	General-purpose I/O port
11	34	P35/INT12		Also serve as external interrupt input pins. External interrupt input is of hysteresis input type with a built-in noise filter.
10	33	P37/BZ/RCO	E	General-purpose I/O port Also serves as a buzzer output pin and remote- control output pin.
18 to 21	6 to 9	P40/AN0 to P43/AN3	F	N-ch open-drain output ports Also serve as analog input pins for the A/D converter.
23	11	P45/AVR	F	In the MB89190A series, also serves as a reference voltage input pin for the A/D converter. In the MB89190 series, serves as an N-ch open- drain output port.
22	10	P44/AVss	F	In the MB89190A series, also serves as a power pin for the A/D converter, and should be applied the same voltage as $V_{ss}$ to. In the MB89190 series, also serves as an N-ch open-drain output port.
28	18	Vcc	— //	Power supply pin
9	42	Vss	_	Power supply (GND) pin

 $\Diamond$ 

\*1: FPT-28P-M17

\*2: DIP-28P-M05

\*3: DIP-28P-M03


\*4: MQP-48C-P01

Pin no.	Pin name	I/O	Function
49	Vpp	0	"H" level output pin
79 78 50 75 71 76 77 51 52 53 54 55 58 59 60	A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
61 62 63 65 66 67 68 69	O1 O2 O3 O4 O5 O6 O7 O8	1	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
73	ŌĒ	0 (	ROM øutput enable pin Outputs "L" at all times.
80	Vcc	_0	EPROM power pin
64	Vss	0	Power supply (GND) pin

### • External EPROM pins (MB89PV190/PV190A)


 $\Diamond$ 

### ■ I/O CIRCUIT TYPE



(Continued)





### ■ HANDLING DEVICES

#### 1. Preventing Latch-up

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc to Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down resistor.

#### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc=DAVC=Vcc and AVss=AVR=Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of V<sub>cc</sub> power supply voltage, a rapid fluctuation of the voltage could cause malfunctions within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>cc</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>cc</sub> value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.


#### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and release from stop mode.

### ■ PROGRAMMING TO PROM ON THE MB89P195/P195A

The MB89P195/P195A can program data in the internal PROM using a dedicated conversion adaptor and specified general-purpose EPROM programmer.

#### 1. Memory Space



#### • Programming procedure


- (1) Load program data into the ROM programmer at addresses 4000<sup>H</sup> to 7FFF<sup>H</sup>. (Addresses 0C000<sup>H</sup> to 0FFF<sup>H</sup> in the operation mode correspond to 4000<sup>H</sup> to 7FFF<sup>H</sup> in ROM programmer. See the illustration above.)
- (2) Set the data at addresses 0000 to 3FEE of the programmer ROM in the ROM programmer, to FFH.
- (3) Program in the successive-address write mode of the ROM programmer.

Note: Program must be started at the address 00000H.

For details, contact our Sales Division.

#### 2. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcontroller program.



#### 3. Programming Yield

Due to its nature, bit programming test can't be conducted as Eujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

#### 4. EPROM Programmer Socket Adapter

		Recommended programmer manufacturer and programmer name				
Part no.	Package	Compatible socket adapter Sun Hayato Co., Ltd.	Minato Electronics Inc.	C	Data I/O Co., Lto	d.
			MODEL1890A (ver.2.2) + OU-910 (ver.4.1)	UNISITE (ver.5.0 or later)	3900 (ver.2.8 or later)	2900 (ver.3.8 or later)
MB89P195	DIP-28	ROM-28DP-	Recommended		Recommended	
MB89P195A			Kecominended	Recommended		
MB89P195PF	SOP-28 ROM-28SOP-		Recommended	Decommonded		
MB89P195APF	306-20	28DP-8L	Recommended	Recommended		

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403 FAX: (81)-3-5396-9106 Minato Electronics Inc.: TEL: USA (1)-916-348-6066 JAPAN (81)-45-591-5611 Data I/O Co., Ltd.: TEL: USA/ASIA (1)-206-881-6444 EUROPE (49)-8-985-8580

### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TVM


#### 2. Programming Socket Adapter

To program to the EPROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) below.

Package	Adapter socket part number
LCC-32	ROM-32LC-28DP-YS

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106


#### 3. Memory Space



### 4. Programming to the EPROM

- (1) Set the EPROM programmer for MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000 to 7FFFH with the EPROM programmer.


### ■ BLOCK DIAGRAM



### CPU CORE

#### 1. Memory Space

The microcontrollers of MB89190/190A series offer a 64 Kbytes of memory for storing all of I/Q, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end of I/O area, that is, the highest address. The tables of interrupt reset vectors, and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89190/190A series is structured below:




### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated hardware registers and general-purpose memory registers. The following dedicated registers are provided:


Program counter (PC):	A 16-bit-long register for indicating the instruction storage positions
Accumulator (A):	A 16-bit-long temporary register for arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit-long register which is used for arithmetic operations with the accumulator. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit-long register for index modification
Extra pointer (EP) :	A 16-bit-long pointer for indicating a memory address
Stack pointer (SP) :	A 16-bit-long pointer for indicating a stack area
Program status (PS) :	A 16-bit-long register for storing a register pointer, a condition code

		Initial value
PC	: Program counter	FFFDH
А	: Accumulator	Indeterminate
Т	: Temporary accumulator	Indeterminate
IX	: Index register	Indeterminate
EP	: Extra pointer	Indeterminate
SP	: Stack pointer	Indeterminate
PS		ag = 0, IL1, 0 = 11 e other bit values are indeterminate
	$\langle \rangle$	

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) (see the diagram below).



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.  $\frown$ 

- H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	$\sum$ Interrupt level	High-low
0	0		High
0	1		t t
1	0	2	
1	1	3	Low

N-flag: Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.


- V-flag: Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to '1' the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit-long register for storing data

The general-purpose registers are of 8 bits and located in register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89190/190A (8 banks on MB89191/191A). The bank currently in use is indicated by the register bank pointer. (RP)

Note: The number of register banks that can be used varies with the RAM size.



### ■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	ENI0	Port 0 input enable register
03н to 07н			Vacancy
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog control register
0Ан	(R/W)	TBTC	Time-base timer control register
0Вн		L	Vacancy
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	PDR4	Port 4 data register
0 <b>F</b> н	(R/W)	BUZR	Buzzerregister
10н to 13н			Vącancy
14н	(R/W)	RCR1	Remote-control transmit control register 1
<b>15</b> н	(R/W)	RCR2	Remote-control transmit control register 2
<b>16</b> н			Vacancy
<b>17</b> н		$\land$	Vacancy
<b>18</b> н	(R/W)	T2CR	Timer 2 control register
<b>19</b> н	(R/W)	T1CR	Timer 1 control register
1Ан	(R/W)	T2ĐR	Timer 2 data register
<b>1</b> Вн	(R/W)	T1DR	Timer 1 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Eн			Vacancy
1 <b>F</b> H			Vacancy
20н	(R/W)	ADC1	A/D converter control register 1
21н	(R/W)	ADC2	A/D converter control register 2
22н	(R/Ŵ), /	ADCD	A/D converter data register
23н	RAW	EIC1	External interrupt control register 1
24н	(RW)	EIC2	External interrupt control register 2
25н to 31н			Vacancy
32н	(R/W)	EIE2	External interrupt 2 enable register
33н	(R/W)	EIF2	External interrupt 2 flag register
34н to 7Вн	$\sum $	1	Vacancy
7Сн	(W)	ILR1	Interrupt level register 1
7Dн	(W)	ILR2	Interrupt level register 2
7Ен	(W)	ILR3	Interrupt level register 3
<b>7</b> Fн		<u> </u>	Vacancy

Note: Do not use vacancies.

### ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Rating


					$(AV_{ss} = V_{ss} = 0.0 V)$
Denemater	Cumb ol	Va	lue	Unit	
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss-0.3	Vss + 7.0	V	
Power supply voltage	AVR	Vss-0.3	Vss + 7.0	V	Must not exceed Vcc + 0.3 V. MB89190A series only
EPROM program voltage	Vpp	Vss-0.3	Vss + 13.0	V	MB89P195/P195A only
Input voltage	Vi	Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	
"L" level maximum output	IOL1		10	mA	Except P33 and P34 (Except P30 toP34 and P40 to P43 for MB89191AH/193AH)
current			20	mA	P33, P34(P30 toP34 and P40 to P43 for MB89191AH/193AH)
"L" level average output current	Iolav1	/	4	mA	Except P33 and P34 (Except P30 toP34 and P40 to P43 for MB89191AH/193AH) Average value (operating current × operation rate)
	Iolav2		8	mA	P33 and P34(P30 toP34 and P40 to P43 for MB89191AH/193AH) Average value (operating current × operation rate)
"L" level total average output current	ΣΙοίαν ζ		20	mA	Average value (operating current $\times$ operation rate)
"L" level total maximum output current	ΣΙοι		100	mA	
"H" level maximum output	Іон1	$\geq$	-10	mA	Except P33, P34, and P37
current	Іон2		-20	mA	P33, P34, P37
"H" level average output	IOHAV1		-2	mA	Except P33, P34, and P37 Average value (operating current × operation rate)
current	Tohav2		-4	mA	Except P33, P34, and P37 Average value (operating current × operation rate)
"H" level total average output current	ΣΙοήαν		-10	mA	Average value (operating current × operation rate)
"H" level total maximum output current	ΣІон	—	-30	mA	
Power consumption	PD		200	mW	
Operating temperature	Та	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions

(Vss = 0.0 V)Value Unit Parameter Symbol Remarks Min. Max. Normal operation assurance range\* V 2.2\* 6.0\* MB89191/191/A/193/193A/195/195A Normal operation assurance range\* Power supply voltage Vcc 2.7\* 6.0\* V MB89P195/P195A/PV190/PV190A Retains the RAM state in the stop V 1.5 6.0 mode A/D converter reference input AVR V Vcc 0.0 voltage Operating temperature TA -40 +85 °C

\*: These values vary with the operation frequency and the assured analog operation range. See Figure 1 and "5. A/D Converter Electrical Characteristics."



#### Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fc.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

#### 3. DC Characteristics

Parameter	Sym- bol	Pin	Condition		Value	$\sim$	Unit	Remarks
Farameter	bol	FIII	Condition	Min.	Тур.	Max.	Unit	Remains
"H" level	Vін	P00 to P07, P30 to P37, TEST		0.7 Vcc	_	Vcc + 0.3	V	
input voltage	Vihs	RST, INT10 to INT12, <u>EC, S</u> CK <u>, SI,</u> INT20 to INT27	_	0.8 Vcc		V <sub>cc</sub> + 0.3	V	
"L" level	VIL	P00 to P03, P33 to P36, TEST	- (	Vss- 0.3		0.3 Vcc	V	
input voltage	Vils	RST, INT10 to INT12, <u>EC, SC</u> K, <u>SI,</u> INT 20 to INT27		Vss- 0.3		0.2 Vcc	V	
Open-drain output pin applied voltage	VD	P40 to P44	$\sim \langle \langle \rangle$	V <sub>SS</sub> - 0.3		Vss + 0.3	V	
"H" level	V <sub>OH1</sub>	P00 to P07, P30 to P32, P35, P36	loн=−2.0 mA	2.4			V	
output voltage	Vон2	P33, P34	lон = −15 mA	2.4			V	
	Vонз	P37	Iо̀н = −7.0 mA	2.4			V	
	Vol1	P00 to P07, P40 to P45, P30 to P32, P35 to P37 R00 to P07,	lo∟= 1.8 mA			0.4	V	Except MB89191AH/ 193AH
"L" level		R35 to P37						MB89191AH/ 193AH
output voltage	VOLZ	RST	lo∟= 4.0 mA	—		0.4	V	
	Vol3	P33, P34	lo∟= 12 mA			0.4	V	Except MB89191AH/ 193AH
		P30 to P34, P40 to P43						MB89191AH/ 193AH
Input leakage current(Hi-z output leakage current)	ILI1	P00 to P07, P30 to P37, TEST	0.0 V < VI < Vcc			±5	μA	Without pull-up resistor
Open-drain output leakage current (Off state)	ILD1	P40 to P45	0.0 V < VI < Vcc			±1	μA	Without pull-up resistor

 $(V_{cc} = +5.0 \text{ V}, \text{AV}_{ss} = \text{V}_{ss} = 0.0 \text{ V}, \text{T}_{s} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

(Continued)

(Continued)

 $(V_{CC} = 5.0 \text{ V}, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Condition		Value	Unit	Remarks	
Falameter	Symbol	FIII	Condition	Min.	Тур.	Max.		IVEIIIdi KS
Pull-up resistance	Rpull	P00 to P07, P30 to P37, P40 to P45, RST	V1 = 0.0 V	25	50	100	kQ	
	Icc		Fc = 4.2 MHz	_	5		mA	MB89191/ 191A/193/ 193A/195/ 195A/PV190/ PV190A
Power supply		Vcc			7	12	mA	MB89P195/ P195A
voltage*	Iccs		Fc = 4.2 MHz	A	3>	7	mA	Sleep mode
	Іссн		T <sub>A</sub> = +25 °C	/+/	$\nearrow$	1	μΑ	Stop mode
1	Ісса		Fc = 4.2 MHz During A/D converter		6	13	mA	MB89191A/ 193A/195A/ PV190A
			operation	Z	8	15	mA	MB89P195A
Input capacitance	CIN	Except AVR, AVss, Vcc, and Vss	f = 1 MHz	_	10	—	pF	

\*: For the MB89PV190/PV190A, the current consumption of a connected EPROM and ICE is not included. The mesurement condition of the power supply current are set as Vcc = 5.0 V with an external clock.


### 4. AC Characteristics

#### (1) Reset Timing

		(`	√cc = +5.0	V±10%,	AVss=	Vss = 0.0	) V, T <sub>A</sub> <del>=</del> <del>7</del> 4	40°€ to +85°C)		
Parameter	Svr	nbol Co	Condition		Value		- Unit	Remarks		
Falanietei	Jyi				•	Max.		Inelliarks		
RST "L" pulse width	tzlzh		_	16 txc	CYL	— /	ns	$\rightarrow$		
Note: txcyL is the oscillation period (1/Fc) input to the X0 pin.										
				0.2 V						
(2) Power-on Reset	(2) Power-on Reset (AVss = Vss = $0.0 \text{ V}$ , T <sub>A</sub> = $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ )									
Parameter	Symbol	Condition		lue	Unit		Rema	rks		
		4	Min. M							
Power supply rising time	<b>t</b> R			50	ms					
Power supply cut-off time	toff		∫ )1	—	ms	Due to	repeated	operations		


Note: Make sure that power supply rises within the oscillation stabilization time selected.

If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




#### (3) Clock Timings

				(A\	/ss = Vss = 0.0	0 V, T <sub>A</sub> =	-40°C to +85°C
Parameter	Symbol	ool Pin	Condition	Va	alue	Unit	Remarks
Farameter	Symbol		Condition	Min.	Max.		Reillarks
Clock frequency	Fc	X0, X1	—	1	4.2	MHz	$\square$
Clock cycle time	<b>t</b> XCYL	X0, X1	—	238	1000	ns	$\bigtriangledown$
Input clock pulse width	Р <sub>WH</sub> РwL	X0	_	20	(	ns	External clock
Input clock pulse risilng/falling time	tcr tcf	X0	_	_	10	ns	External clock



Parameter	Symbol	Value (typical)	Unit	Remarks					
Instruction cycle (minimum execution time)	tinst	4/Fc	μs	$t_{\text{inst}}$ = 0.95 $\mu s$ when operating at Fc = 4.2 MHz					

(5) Recommended Resonator Manufacturers



Sample Application	of Ceramic Resonato	r	_		$\frown$
	xo	X1	*		
			C2		)
Mask ROM products Resonator manufacturer*	Resonator	Frequency (MHz)	_C1 (pF)	C2 (pF)	R
manaraotaroi	CSA2.00MG040 CST2.00MG040	2.00	100 Built-in	100 Built-in	Not required Not required
Murata Mfg. Co., Ltd.	CSA4.00MG CST4.00MGW	4.00	30 Built-in	30 Built-in	Not required Not required
TDK. Co., Ltd.	CSTCS4.00MG0C5 CCR4.0MC3 FCR4.0MC5	4,00	) Built-in Built-in Built-in	Built-in Built-in Built-in	Not required Not required Not required
One-time products			Duit in	Dunt III	Hetroquiou
Resonator manufacturer*	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
Murata Mfg. Co., Ltd.	CSA3.20MGCA CST3.20MGA CSA3.20MGA040 CST3.20MGWA040	3.20	30 Built-in 100 Built-in	30 Built-in 100 Built-in	1 kΩ 1 kΩ Not required Not required
	CSA3.58MGCA CST3.58MGWHA	3.58	30 Built-in	30 Built-in	Not required Not required
•Murata Europ •Murata Electro TDK Corpora •TDK Corpora Chicago Regi •TDK Electron	onics North America. Ind e Mhagement GmbH: T onics Singapore (Pte.) L	EL 49-911-668 td.: TEL 65-758 303-6100	70		

•TDK Singapore (PTE) Ltd.: TEL 65-273-5022


•TDK Hongkong Co., Ltd.: TEL 852-736-2238

•Korea Branch, TDK Corporation: TEL 82-2-554-6633

#### (6) Serial I/O Timings

Doromotor	Symbol	Pin	Condition	Value		Unit	Remarks
Parameter	Symbol	FIII	Condition	Min.	Max.		Rellidiks
Serial clock cycle time	tscyc	SCK		2 tinst*	<	μs	$\geq$
$SCK \downarrow \to SO \text{ time}$	tslov	SCK, SO	SI, SCK operation	-200	200	ns	
$Valid\;SI\toSCK\;\uparrow$	<b>t</b> ivsh	SI, SCK		1/2 t <sub>inst</sub> *	$( \in$	)µs	
$SCK \uparrow \to valid \; SI \; hold \; time$	tsнix	SCK, SI		1/2 tinst*		μs	
Serial clock "H" pulse width	<b>t</b> shsl	SCK		1 tinst*	$\left[ \right]$	μs	
Serial clock "L" pulse width	<b>t</b> slsh	SUN	External	1 tinst*	$\square$	μs	
$SCK \downarrow \to SO \text{ time}$	<b>t</b> sLov	SCK, SO	clock	0	200	ns	
$Valid\;SI\toSCK\;\uparrow$	tıvsн	SI, SCK	operation	1/2 tinst*	—	μs	
$SCK \uparrow \to valid \ SI \ hold \ time$	<b>t</b> shix	SCK, SI		1/2 tinst*	—	μs	
*: For information on tinst, see "(4	1) Instruction (	Cycles."					


 $(V_{cc} = 5.0 V \pm 10\%, AV_{ss} = V_{ss} = 0.0 V, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C)$ 



#### (7) Peripheral Input Timings


$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$									
Parameter	Symbol	Pin	Val	ue	Unit Remarks				
Parameter	Symbol	F III	Min.	Max.	OTHE Relind RS				
Peripheral input "H" pulse width 1	tiliH1	EC, INT10 to INT12,	2 tinst*	_ <	us V				
Peripheral input "L" pulse width 1	tiHIL1	INT20 to INT27	2 tinst*	f	HS				

\*: For information on tinst, see "(4) Instruction Cycles."



$(V_{cc} = 5.0 V \pm 10\%, AV_{ss} =$	Vss = 0.0 V, $T_A = -40^{\circ}C$ to +85°C)

Parameter	Symbol	Pin		Value		Unit	Remarks
	Symbol		Min.	Тур.	Max.		
Peripheral input "H" noise limit width	tihnc	EC, SI, SCK INT10 to INT12	7	15	23	ns	
Peripheral input "L" noise limit width	tilnc	EC, SI, SCK NT10 to INT12	7	15	23	ns	



### 5. A/D Converter Electrical Characteristics (MB89190A Series Only)

<b>S</b> tree				V to 6.0 V, AVss = Vss = 0.0 V, Value			Í ( A Í	
Parameter	bol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
Resolution				_		8	Dit	$\diamond$
Total error	-			_		±1.5	LSB	>
Linearity error	— —			_		±1.0	LSB	
Differential linearity error					- (	±0,9	LSB	
Zero transition voltage	Vот		AVR = AVcc	AVss -1.0 LSB	AVss +0.5 LSB	AVss +2.0 LSB	mV	
Full-scale transition voltage	Vfst	_		AVR -3.0 LSB	AVR -1.5 LSB	AVR	mV	
Inter channel disparity					V–	0.5	LSB	
A/D mode conversion time	_				44 t <sub>inst</sub> *		μs	
Sense mode conversion time				_	12 t <sub>inst</sub> *		μs	
Analog port input current	Iain	AN0 to AN7	()			10	μΑ	
Analog input voltage				0		AVR	V	
Reference voltage				0		Vcc	V	
	Ir		AVR = Vcc =		100	300	μΑ	
Reference voltage supply current	Irh	AVR	5.0 V when A/ D conversion is operating			1	μA	

(AVcc = Vcc = 3.5 V to 6.0 V, AVss = Vss = 0.0 V, T\_A =  $-40^{\circ}C$  to  $+85^{\circ}C$ )

\*: For information on tinst, see "(4) Instruction Cycles" in "4. AC Characteristics."

### 6. A/D Converter Glossary

Resolution

Analog changes that are identifiable by the A/D converter.

When the number of bits is 8, analog voltage can be divided into 28=256.

Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("0000 0000"  $\leftrightarrow$  "0000 0001") with the full-scale transition point ("1111 1110"  $\leftrightarrow$  "1111 1111") from actual conversion characteristics.

Differential linearity error (unit: LSB)

The deviation of input voltage needed change the output code by 1 LSB from the theoretical value.

• Total error (unit: LSB)

The difference between theoretical and actual conversion values.




#### 7. Notes on Using A/D Converter

#### Input impedance of analog input pins

The A/D converter used for the MB89190A series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below  $10 \text{ k}\Omega$ ).


Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. 0.1  $\mu$ F for the analog input pin.




The smaller the AVR-AVss, the greater the error would become relatively.


### ■ EXAMPLE CHARACTERISTICS

#### (1) "L" Level Output Voltage




#### (2) "H" Level Output Voltage





#### (5) Power Supply Current (External Clock)



### ■ MASK OPTION LIST

No.	Part number		MB89191 MB89193 MB89195	MB89191A MB89193A MB89195A	MB89P195		MB89P195A		MB89PV190 MB89PV190A
	Specifying procedure		Specify when ordering masking		-101 <sup>*2</sup>	Specify when ordering masking		-201*2	Fixed
	Port pull-up resistors	P00 to P07 P30 to P37	Selectable by pin		None	Selectable by pin		None	Not available
1		P00 to P03 P40 to P45	Selectable by pin	Not available	None	Selectable by pin	Not available	None	Not available
2	Power-on reset • Power-on reset provided • No power-on reset		Selectable		Provided	Provided		Provided	Provided
3	Selection of oscillation stabilization wait time (at 4.2 MHz) <sup>*1</sup> • 2 <sup>18</sup> /Fc (approx. 62.4 ms) • 2 <sup>16</sup> /Fc (approx. 15.6 ms) • 2 <sup>12</sup> /Fc (approx. 0.98 ms) • 2 <sup>2</sup> /Fc (approx. 0 ms)		Selectable		Fixed to 2 <sup>16</sup> /Fc	Selectable		Fixed to 2 <sup>16</sup> /Fc	Fixed to 2 <sup>16</sup> /Fc
4	Reset pin output • Reset output provided • No reset output		Selectable		Provided	Selectable		Provided	Provided
5	Oscillation type of clock 1 Crystal and ceramic oscillators 2 CR		Selec	ctable	"1" only	Select	table	"1" only	"1" only


- \*1: The oscillation stabilization time is generated by dividing the original clock oscillation. The time described in this item should be used as a rough guideline since the oscillation cycle is unstable immediately after oscillation starts. "Fc" indicates the original oscillation frequency.
- \*2: -101 and -201 are provided respectively for the MB89P195 and MB89P195A OTP versions as the standard products.


< >

# ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89191PF MB89193PF MB89195PF MB89P195PF-101PF MB89191APF MB89191AHPF MB89193APF MB89193AHPF MB89195APF MB89195APF-201PF	28-pin Plastic SOP (FPT-28P-M17)	
MB89191P-SH MB89193P-SH MB89195P-SH MB89191AP-SH MB89191AHP-SH MB89193AP-SH MB89193AHP-SH MB89195AP-SH	28-pin Plastic SH-DIP (DIP-28C-M03)	
MB89191P MB89193P MB89195P MB89P195P-101P MB89191AP MB89191AHP MB89193AP MB89193AHP MB89195AP MB89195AP-201P	28-pin Plastic DIP (DIP-28P-1405)	
MB89PV190CF MB89PV190ACF	48-pin Ceramic MQFP (MQP-48C-P01)	

#### ■ PACKAGE DIMENSION





# FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0112 © FUJITSU LIMITED Printed in Japan

