# Le7922





The Le7922 Subscriber Line Interface Circuit implements the basic telephone line interface functions, and enables the design of low cost, high performance, POTS line interface cards.


#### DISTINCTIVE CHARACTERISTICS

- Control states: Active, Reverse Polarity, Tip Open, Ringing, Standby, and Open Circuit
- Low standby power (35 mW)
- -19 V to -58 V battery operation
- On-hook transmission

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

- Two-wire impedance set by single external impedance
- Available in PLCC and SOIC
- Programmable constant-current feed

- Programmable loop-detect threshold
- **■** Ground-key detector
- Programmable ring-trip detect threshold
- No –5 V supply required
- Current Gain = 500
- On-chip Thermal Management (TMG) feature
- Three on-chip relay drivers and relay snubbers,1 ringing and 2 general purpose
- Tip Open state for ground-start lines



Document ID# **080252** Date: **Jun 18, 2002**Rev: **B** Version: **1** 

Distribution: B version:


Public Document



## ORDERING INFORMATION

## **Standard Products**

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below




## **Valid Combinations**

Valid Combinations					
	<b>–</b> 1				
Le7922*	<b>–</b> 2	JC			
Lerszz	-3	SC			
	-4				

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military grade products.

<sup>\*</sup>Legerity reserves the right to fulfill all orders for this device with parts marked with the "Am" part number prefix, until such time as all inventory bearing this mark has been depleted. It should be noted that parts marked with either the "Am" or the "Le" part number prefix are equivalent devices in terms of form, fit, and function. The only difference between the two is in the part number prefix appearing on the topside mark.

# CONNECTION DIAGRAMS Top View



Notes:

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

1. Pin 1 is marked for orientation.

2. NC = No Connect



# **PIN DESCRIPTIONS**

Pin Name	Туре	Description			
AGND/DGND	Gnd	Analog and digital ground.			
A(TIP)	Output	Output of A(TIP) power amplifier.			
BGND	Gnd	Battery (power) ground.			
B(RING)	Output	Output of B(RING) power amplifier.			
C3-C1	Input	Decoder. SLIC control pins. C3 is MSB and C1 is LSB.			
CAS	Capacitor	Anti-saturation capacitor. Pin for capacitor to filter reference voltage when operating in anti-saturation region.			
D2-D1	Input	Relay driver control. D1 and D2 control the relay drivers RYOUT1 and RYOUT2. Logic Low on D1 activates the RYOUT1 relay driver. Logic Low on D2 activates the RYOUT2 relay driver.			
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.			
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.			
DET	Output	Switchhook detector. A logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C3–C1). The output is open-collector with a built-in 15 $k\Omega$ pull-up resistor.			
E1	Input	E1 = 1 selects the switchhook detector. E1 = 0 selects the ground-key detector.  Note: In the Tip Open state, the ground-key detector is active irrespective of E1.			
HPA	Capacitor	High-pass filter capacitor. A(TIP) side of high-pass filter capacitor.			
HPB	Capacitor	High-pass filter capacitor. B(RING) side of high-pass filter capacitor.			
NC	_	No connect. This pin is not internally connected.			
RD	Resistor	Detect resistor. Detector threshold set and filter pin.			
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN).			
RINGOUT	Output	Ring relay driver Open-collector driver with emitter internally connected to BGND.			
RSN	Input	Receive summing node. The metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 500 times the current into this pin. The networks which program receive gain, two-wire impedance, and feed resistance all connect to this node.			
RYOUT1	Output	Relay/switch driver. Open-collector driver with emitter internally connected to BGND.			
RYOUT2	Output	Relay/switch driver. Open-collector driver with emitter internally connected to BGND.			
TMG	Thermal	Thermal management. External resistor connects between this pin and VBAT to offload sower from SLIC.			
VBAT	Battery	Battery supply and connection to substrate.			
VBREF		This is a Legerity reserved pin and must always be connected to the VBAT pin.			
VCC	Power	+5 V power supply.			
VTX	Output	Transmit audio. This output is a 0.50 gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.			



#### **ABSOLUTE MAXIMUM RATINGS**

163
–55°C to +150°C
. –0.4 V to +7.0 V
+0.4 V to -70 V +0.4 V to -75 V
+3 V to –3 V
V <sub>BAT</sub> to +1 V 70 V to +5 V 80 V to +8 V 90 V to +12 V
±150 mA
50 mA
BGND to +7 V
BGND to +10 V
V <sub>BAT</sub> to 0 V ±10 mA V to V <sub>CC</sub> + 0.4 V
ous, 1.7 W 1.4 W
θ <sub>JA</sub>
43°C/W typ
1500 V

**Note:** Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. Continuous operation above 145°C junction temperature may degrade device reliability.

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

#### Commercial (C) Devices

Ambient temperature	0°C to +70°C*
V <sub>CC</sub>	4.75 V to 5.25 V
V <sub>BAT</sub>	–19 V to –58 V
AGND/DGND	0 V
BGND with respect to AGND/DGND	100 mV to +100 mV
Load resistance on VTX to	ground20 kΩ min

The operating ranges define those limits between which the functionality of the device is guaranteed.



<sup>\*</sup> Legerity guarantees the performance of this device over commercial (0 to 70°C) and industrial (-40 to 85°C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment.



# **ELECTRICAL CHARACTERISTICS**

Description	Test Conditions (see Note 1)	Min	Тур	Max	Unit	Note
Transmission Performance		•	•		•	
2-wire return loss	200 Hz to 3.4 kHz	26			dB	1, 4
Analog output (VTX) impedance			3	20	Ω	4
Analog (VTX) output offset voltage		-50		+50	mV	
Overload level, 2-wire	Active state	2.5		10	∀pk	2a
Overload level	On hook, $R_{LAC}$ = 600 $\Omega$	0.77			Vrms	2b
THD, Total Harmonic Distortion	0 dBm		-64	-50		
,	+7 dBm		<b>-55</b>	<u>40</u>	dB	5
THD, On hook	0 dBm, $R_{LAC}$ = 600 $\Omega$			-36	V	
Longitudinal Capability (See Test Ci						
Longitudinal to metallic L-T, L-4	Normal Polarity		7			
Eorigitadinal to motalilo E 1, E 1	0°C to +70°C -2,	-4 63				
	-40°C to +85°C -2,			7)		4
	0°C to +70°C -1,					
200 Hz to 1 kHz	-40°C to +85°C -1,					4
	Reverse Polarity					
	-40°C to +85°C -2	54				4
	0°C to +70°C -1	52	$\vee$			
	-40°C to +85°C / -1	5,0				4
Longitudinal to metallic L-T, L-4	Normal Polarity				dB	
	0°C to +70°C	4 58				
	-40°C to +85°C -2,	4 53				4
	0°C to +70°C	3 52				
1 kHz to 3.4 kHz	-40°C to +85°C	-3 50				4
	Reverse Polarity					
	-40°C to +85°C√ -2	53				4
	0°C to +70°C -1	52				
	-40°C to/+85°C	50				4
Longitudinal signal generation 4-L	200 Hz to 3.4 kHz	40				
Longitudinal current per pin (A or B)	Active state	17	27		mArms	8
Longitudinal impedance at A or B	0 to 100 Hz		25		Ω/pin	4
Idle Channel Noise						
C-message weighted noise	$R_1 = 600 \Omega$ 0°C to +70°C	>	7	+10		
ű ű	$R_L = 600 \Omega$ -40°C to +85°C			+12	dBrnc	
Psophometric weighted noise	$R_i = 600 \Omega$ 0°C to +70°C		-83	-80		4
	$R_{L} = 600 \Omega$ -40°C to +85°C			<b>–</b> 78	dBmp	
Insertion Loss and Balance Return	Signal (See Test Circuits A and B)					
Gain accuracy	0 dBm, 1 kHz	-0.20	0	+0.20		
4- to 2-wire						
Gain accuracy	0 dBm, 1 kHz	-6.22	-6.02	-5.82		
2- to 4-wire, 4- to 4-wire						
Gain accuracy, 4- to 2-wire	On hook	-0.35		+0.35		4
Gain accuracy, 2- to 4-wire, 4- to 4-wire	On hook	-6.37	-6.02	-5.67	-10	4
Gain accuracy over frequency	300 to 3.4 kHz	-0.15		+0.15	dB	
	relative to 1 kHz					
Gain tracking	+3 dBm to -55 dBm	-0.15		+0.15		
<b>C</b>	relative to 0 dBm					
Gain tracking	0 dBm to -37 dBm	-0.15		+0.15		
On hook	+3 dBm to 0 dBm	-0.35		+0.35		



# **ELECTRICAL CHARACTERISTICS (continued)**

Line Characteristics   Li. Short Loops, Active state   R <sub>LDC</sub> = 600 Ω   26.4   30   33.6	Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
	Line Characteristics				,		
T <sub>A</sub> = 25°C	I <sub>L</sub> , Short Loops, Active state		30	33.6			
	I <sub>L</sub> , Long Loops, Active state		18	19			
	I <sub>L</sub> , Accuracy, Standby state	$I_L = \frac{ BAT  - 3 \text{ V}}{R_L + 400}$ $T_A = 25^{\circ}\text{C}$	0.7I <sub>L</sub>	IL	1.31	mA	
		Constant-current region	18	30		$\searrow$	
VAB, Open Circuit voltage         38.3         40.3         V           I <sub>A</sub> , Leakage, Tip Open state         R <sub>L</sub> = 0         100         µA           I <sub>B</sub> , Current, Tip Open state         B to GND         15         30         56         mA           V <sub>A</sub> , Active         RA to BAT = 7 kΩ, RB to GND = 100 Ω         -7.5         -8         V         4           Power Supply Rejection Ratio           V <sub>CC</sub> 50 Hz to 3.4 kHz (V <sub>RIPPLE</sub> = 100 mVrms)         30         40         dB         5           Effective internal resistance         CAS pin to V <sub>BAT</sub> 28         50         dB         5           Effective internal resistance         CAS pin to V <sub>BAT</sub> 85         170         255         kΩ         4           Power Dissipation           On hook, Disconnect state         25         70         mW         0         0         4         0         0         0         4         0         0         0         mW         0         0         0         mW         0         0         0         0         mW         0         0         0         0         0         0         0         0         0         0	I <sub>L</sub> , Loop current, Disconnect state	R <sub>L</sub> = 0		(	100	√ μΑ	
	I <sub>L</sub> LIM	Active, A and B to ground		75	120	mA	
	VAB, Open Circuit voltage		38.3	40.3		V	
V <sub>A</sub> , Active         RA to BAT = 7 kΩ, RB to GND = 100 Ω         -7.5         5         V         4           Power Supply Rejection Ratio           V <sub>CC</sub> 50 Hz to 3.4 kHz (V <sub>RIPPLE</sub> = 100 mVrms)         30         40         dB         5           V <sub>BAT</sub> 50 Hz to 3.4 kHz (V <sub>RIPPLE</sub> = 500 mVpp)         28         50         dB         5           Effective internal resistance         CAS pin to V <sub>BAT</sub> 85         170         255         kΩ         4           Power Dissipation           On hook, Disconnect state         25         70         mW         50 Hz to 3.4 kHz (V <sub>RIPPLE</sub> = 500 mVpp)         mW         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4         4	I <sub>A</sub> , Leakage, Tip Open state	R <sub>L</sub> = 0			100	μΑ	
Power Supply Rejection Ratio   V <sub>CC</sub>	I <sub>B</sub> , Current, Tip Open state	B to GND	15	∖30	56	mA	
VCC	V <sub>A</sub> , Active	RA to BAT = 7 k $\Omega$ , RB to GND = 100 $\Omega$	-7.5	-5		V	4
Vaat	Power Supply Rejection Ratio						
Effective internal resistance   CAS pin to V <sub>BAT</sub>   85   170   255   kΩ   4     Power Dissipation		(V <sub>RIPPLE</sub> = 100 mVrms) 50 Hz to 3.4 kHz				dB	5
Power Dissipation							
On hook, Disconnect state		CAS pin to V <sub>BAT</sub>	\ \ \ <b>8</b> 5	170	255	kΩ	4
On hook, Standby state         35         100           On hook, Active state         130         210           Off hook, Standby state         R <sub>L</sub> = 600 Ω         860         1200           Off hook, Active state         R <sub>L</sub> = 300 Ω         700         1000           Supply Currents           I <sub>CC</sub> .         Disconnect state         1.7         4.0         4.0           On-hook V <sub>CC</sub> supply current         Standby state         2.2         4.0         4.0           I <sub>BAT</sub> .         Disconnect state         0.25         1.0         7.0         mA           RFI Rejection         Disconnect state         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55         1.5         0.55 <t< td=""><td>•</td><td></td><td></td><td></td><td>1</td><td></td><td></td></t<>	•				1		
On hook, Active state   R <sub>L</sub> = 600 Ω   860   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   1200   120	'	,	>				
Off hook, Standby state   R <sub>L</sub> = 600 Ω   700   1000	·						
Off hook, Active state   R <sub>L</sub> = 300 Ω   700   1000	· ·					mW	
Correct   Cor	·		V				
I <sub>CC</sub> , On-hook V <sub>CC</sub> supply current   Disconnect state   Standby state   Active state	'	$R_L = 300 \Omega$		700	1000		
On-hook V <sub>CC</sub> supply current	Supply Currents				1		
Active state   5.0   7.0   mA							
BaT   On-hook V <sub>BAT</sub> supply current   Disconnect state   Standby state   Standby state   Active state   Standby state   Active state   Standby state   Stan	On-nook v <sub>CC</sub> supply current						
On-hook V <sub>BAT</sub> supply current   Standby state   Active state   2.2						mA	
Active state   2.2   4.0							
RFI Rejection   100 kHz to 30 MHz, (See Figure F)   1.0 mVrms   4	On Hook VBAI cappily carrent						
RFI rejection   100 kHz to 30 MHz, (See Figure F)   1.0 mVrms   4	RFI Rejection						
Receive Summing Node (RSN)  RSN DC voltage $I_{RSN} = 0 \text{ mA}$ $I_{RSN} = 0 \text{ mA}$ RSN impedance $I_{RSN} = 0 \text{ mA}$ $I_{RS$		100 kHz to 30 MHz. (See Figure F)			1.0	mVrms	4
RSN impedance   200 Hz to 3.4 kHz   10   20   Ω							
RSN impedance   200 Hz to 3.4 kHz   10   20   Ω	RSN DC voltage	I <sub>RSN</sub> = 0 mA		0		V	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				10	20	Ω	4
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Logic Inputs (C3-C1, D2-D1, and E						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			2.0				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	"" "		2.5			V	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					0.8		
I <sub>IL</sub> , Input Low current  Logic Output (DET) $V_{OL}$ , Output Low voltage $I_{OUT} = 0.3 \text{ mA}$ , 15 kΩ to $V_{CC}$ $I_{OUT} = 0.40$	12 1		<b>–</b> 75				
Logic Output (DET) $V_{OL}$ , Output Low voltage $I_{OUT}$ = 0.3 mA, 15 kΩ to $V_{CC}$ 0.40			-400			μΑ	
$V_{OL}$ , Output Low voltage $I_{OUT}$ = 0.3 mA, 15 kΩ to $V_{CC}$ 0.40			I	1	1		
		$I_{OUT}$ = 0.3 mA, 15 k $\Omega$ to $V_{CC}$			0.40		
	V <sub>OH</sub> , Output High voltage		2.4			V	




# **ELECTRICAL CHARACTERISTICS (continued)**

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Ring-Trip Detector Input (DA, DB)		- 1	1	1	I	
Bias current		-500	-50		nA	
Offset voltage	Source resistance = 2 MΩ	-50	0	+50	mV	6
Loop Detector						-1
On threshold	$R_D = 35.4 \text{ k}\Omega$	9.4	11.7	14.0 (		
Off threshold	$R_D = 35.4 \text{ k}\Omega$	8.8	10.4	12.0	mA	
Hysteresis	$R_D = 35.4 \text{ k}\Omega$		1.3			
IGK, Ground-key detector threshold	R <sub>L</sub> from BX to GND Active, Standby, and Tip open	5	9 (	13	mA	
Relay Driver Output (RINGOUT, RY	OUT1, RYOUT2)					•
On voltage	I <sub>OL</sub> = 40 mA		+0.3	+0.7	V	
Off leakage	V <sub>OH</sub> = +5 V			100	μA	
Zener breakover	I <sub>Z</sub> = 100 μA	6	7.2	1/	V	
Zener On voltage	I <sub>Z</sub> = 30 mA		10		V	

#### Note:

<sup>\*</sup> Performance Grade






#### Notes:

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

1. Unless otherwise noted, test conditions are BAT = -48 V,  $V_{CC}$  = +5 V,  $R_L$  =  $600 \Omega$ ,  $R_{DC1}$  =  $R_{DC2}$  = 10.4K,  $R_{TMG}$  =  $1600 \Omega$ ,  $R_D$  = 35.4 k $\Omega$ , no fuse resistors,  $C_{HP}$  = 0.22  $\mu$ F,  $C_{DC}$  = 0.33  $\mu$ F,  $C_{CAS}$  = 0.33  $\mu$ F, D1 = 1N400x, two-wire AC input impedance is a  $600 \Omega$  resistance synthesized by the programming network shown below.



- 2. a. Overload level is defined when THD = 1%.
  - b. Overload level is defined when THD = 1.5%.
- 3. Balance return signal is the signal generated at  $V_{TX}$  by  $V_{RX}$ . This specification assumes that the two-wire, AC-load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0  $\Omega$  source impedance. 2 M $\Omega$  is specified for system design only.
- 7. Group delay can be greatly reduced by using a Z<sub>T</sub> network such as that shown in Note 1. The network reduces the group delay to less than 2 µs and increases 2WRL. The effect of group delay on linecard performance also may be compensated for by synthesizing complex impedance with the QSLAC™ or DSLAC™ device.
- 8. Minimum current level guaranteed not to cause a false loop detect.

## Table 1. SLIC Decoding

					E1 = 1	E1 = 0
State	C3	C2	C1	Two-Wire Status	DET Output	DET Output
0	0	0	0	Reserved	X	X
1	0	0	1	Reserved	Х	X
2	0	1	9	Active Polarity Reversal	Loop detector	Ground Key
3	0	1	1	Tip Open	Ground Key	Ground Key
4	1	0	0	Open Circuit	Ring trip	Ring Trip
5	1	0	1	Ringing	Ring trip	Ring Trip
6	1	<b>\1</b>	9	Active	Loop detector	Ground Key
7	1	1	1	Standby	Loop detector	Ground Key




## Table 2. User-Programmable Components

Table 2. User-i Togic	
$Z_{\rm T} = 250(Z_{\rm 2WIN} - 2R_{\rm F})$	$Z_T$ is connected between the VTX and RSN pins. The fuse resistors are $R_F$ , and $Z_{2WIN}$ is the desired 2-wire AC input impedance. When computing $Z_T$ , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_{L}}{G_{42L}} \bullet \frac{500Z_{T}}{Z_{T} + 250(Z_{L} + 2R_{F})}$	$Z_{RX}$ is connected from VRX to RSN. $Z_T$ is defined above, and $G_{42L}$ is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{625}{I_{LOOP}}$	$R_{DC1}$ , $R_{DC2}$ , and $C_{DC}$ form the network connected to the $R_{DC}$ pin. $R_{DC1}$ and $R_{DC2}$ are approximately equal. $I_{LOOP}$ is the desired loop current in the constant-current region.
$C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	
$RD_{ON} = \frac{390}{I_T}$ , $RD_{OFF} = \frac{355}{I_T}$ , $C_D = \frac{0.5 \text{ ms}}{R_D}$	$\rm R_D$ and $\rm C_D$ form the network connected from $\rm R_D$ to AGND/ DGND and $\rm I_T$ is the threshold current between on hook and off hook.
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	C <sub>CAS</sub> is the regulator filter capacitor and f <sub>c</sub> is the desired filter cut-off frequency.
$I_{STANDBY} = \frac{ V_{BAT}  - 3 V}{400 \Omega + R_{L}}$	Standby loop current (resistive region).
Thermal Management Equations (Normal Active and Tip Control of the	Open States)
$R_{TMG} \ge \left(\frac{\left V_{BAT}\right  - 6 \text{ V}}{I_{LOOP}} - 70 \Omega\right)$	R <sub>TMG</sub> is connected from TMG to VBAT and saves power within the SLIC in Active and Polarity Reversal states only.
$P_{RTMG} = \frac{( V_{BAT}  - 6 V - (I_L \bullet R_L))^2}{(R_{TMG} + 70 \Omega)^2} \bullet R_{TMG}$	Power dissipated in the TMG resistor, R <sub>TMG</sub> , during Active and Polarity Reversal states.
$P_{SLIC} =  V_{BAT}  \bullet I_L - P_{RTMG} - R_L(I_L)^2 + 0.13 \text{ W}$	Power dissipated in the SLIC while in Active and Polarity Reversal states.



## DC FEED CHARACTERISTICS



 $R_{DC} = R_{DC1} + R_{DC2} = 10.4K$ BAT = 48 V

#### Notes:

$$V_{AB} = I_L R_{L'} = \frac{625}{R_{DC}} R_{L'}$$
, where  $R_{L'} = R_L + 2R_L$ 

$$V_{AB} = 47 \sqrt{V - I_L} \frac{R_{DC}}{50}$$

a) 
$$V_{AB} \ge 34.5 \text{ V}$$

$$V_{AB} = 0.67 |V_{BAT}| + 10.5 - I_L \frac{R_{DC}}{150}$$

$$V_{AB} = |V_{BAT}| - 1.7 - I_L \frac{R_{DC}}{200}$$

a) 
$$N_{AB} \ge 34.5 \text{ V}$$

$$V_{AB} = 0.67 |V_{BAT}| + 8.5 - I_L \frac{R_{DC}}{150}$$


$$V_{AB} < 34.5 \text{ V}$$

$$V_{AB} = \left| V_{BAT} \right| - 4.4 - I_L \frac{R_{DC}}{200}$$

a. Load Line (Typical)



# **DC FEED CHARACTERISTICS (continued)**



b. Feed Programming


Figure 1. DC Feed Characteristics





## **TEST CIRCUITS**

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS



C. Longitudinal Balance

S2 Closed, S1 Open

4-L Long. Sig. Gen. = 20 log  $(V_L / V_{RX})$ 


\$2 Open, S1 Closed

L-T Long. Bal. = 20 log ( $V_{AB} / V_{L}$ )


L-4 Long. Bal. = 20 log  $(V_{TX} / V_L)$ 



# **TEST CIRCUITS (continued)**




## D. Two-Wire Return Loss Test Circuit






# **TEST CIRCUITS (continued)**





# PHYSICAL DIMENSIONS

#### 32-Pin PLCC




Symbol	Dimension in inch						
Syllibol	Min	Nom	Max				
Α	0.125	7/	0.140				
A1	0.075	0.090	0.095				
D	0.485	Q.490	0.495				
D1	0,447	0.450	0.453				
D2	Ø	205 RE	F				
E	0.585	0.590	0.595				
E1	Q.54X	0.550	0.553				
E2 <	0.255 REF						
θ	0,		10°				

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14,5M-1994.
- riangle to be measured at seating plane  $\overline{-c}$  contact point.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  ALLOWABLE MOLD PROTURSION IS 0.010 IN PER SIDE.
  DIMENSIONS D, AND E, INCLUDE MOLD MISMATCH AND
  DETERMINED AT THE PARTING LINE; THAT IS D1 AND E1
  ARE MEASURED AT THE EXTREME MATERIAL CONDITION AT THE
  UPPER OR LOWER PARTING LINE.
- A EXACT SHAPE OF THIS FEATURE IS OPTIONAL.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- 6. SUM OF DAM BAR PROTRUSIONS TO BE 0.007 MAX PER LEAD.
- 7. CONTROLLING DIMENSION: INCH.
- 8. REFERENCE DOCUMENT : JEDEC MS-016

BSC is an ANSI standard for Basic Centering. Dimensions are measured in inches.

## 28-Pin SOIC



JEDEC	MO-		
15050	IVIO	059 (B) <i>i</i>	AC
SYMBOL	MIN.	NOM.	MAX.
Α	.080	.095	.100
A1	.002	.007	.014
A2	.086 -	.088	.090
В	.014	.016	.020 ~
С	.006	.008	.0125
D	.697	.714	.728
Е	.324	.346	.350
е	•	050 BSC <sub>2</sub>	
Н	.453	.470	> .500 <
Ĺ	.016	.031	250
Ð	0°	(A)	7/8,

NOT RECOMMENDED FOR NEW DESIGNS NOT RECOMMENDED FOR NEW DESIGNS

#### NOTES:


- 1. ALE DIMENSIONS ARE IN INCHES.
- 2/ DIMENSIONING AND TOLERANCING PER ANSI Y14.5M 1982.
- 3. I.D. MARK SHALL BE LOCATED ADJACENT TO PIN 1.
- DIMENSION A1 IS MEASURED FROM THE BASE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE IS ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE. (SEATING PLANE).
- DIMENSION "B" DOES NOT INCLUDE DAMBAR PROTRUSION.
  ALLOWABLE DAMBAR PROTRUSION SHALL NOT EXCEED
  0.006 INCHES PER SIDE.
- 6. DIMENSIONS "D" AND "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DO INCLUDE MOLD MISMATCH AS MEASURED AT THE MOLD PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 7. DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
- 8. LEAD COPLANARITY SHALL BE WITHIN 0.004 INCHES AS MEASURED FROM THE SEATING PLANE.




## **REVISION SUMMARY**

## Revision A to B

- Updated OPN (Ordering Part Number) throughout document.
- Absolute Maximum Ratings: Notes updated to standard.
- Operating Ranges: Temperature statement updated to standard.
- Updated "Sales Office Listing."








The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estopped or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Ferms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

intellectual property right.

Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for suggical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.

© 2002 Legerity, Inc.
All rights reserved.



#### **Trademarks**

Legerity, the Legerity logo and combinations thereof, are trademarks of Legerity, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.